www.national.com

ADVANCE INFORMATION

LM9648 Color CMOS Image Sensor SXGA 18 FPS

General Description

The LM9648 is a high performance, low power, 1/2" SX GA

CMOS Active Pixel Sensor capable of capturing color still or

motion images and converting them to a digital data stream.

Mega-pixel class image quality is achieved by integrating a high

performance analog signal processor comprising of a high

speed 10 bit A/D convertor, fixed pattern noise elimination cir-

cuits and separate color gain amplifiers . The offset and black

level can be automatically adjusted on chip using a full loop

black level compensation circuit.

Furthermore, a programmable smart timing and control circuit

allowing the user maximum flexibility in adjusting integration

time, active window size, gain, frame rate. Various control, tim-

ing and power modes are also provided.

Features

f Video and snapshot operation

f Progressive scan read out with horizontal and vertical flip

f Programmable Exposure:

- Master clock divider

- Inter row delay

- Inter frame delay

- Partial frame integration

f Four channels of digitally programmable analog gain

f Full automatic servo loop for black level & offset adjustment

on each gain channel

f Horizontal & vertical sub-sampling (2:1 & 4:2) with averaging

f Windowing

f Programmable pixel clock, inter-frame and inter-line delays

f Power on reset & power down mode

Applications

f Dual Mode Camera

f Digital Still Camera

f Security Camera

f Machine Vision

Key Specifications

Array Format

Total: 1032 x 1312

Active: 1032 x 1288

Effective Image Area

Total: 6.30mm x 7.83mm

Active: 6.27mm x 7.81mm

Optical Format

1/2"

Pixel Size

6.0

µm x 6.0µm

Video Outputs

8 & 10 Bit Digital

Frame Rate

18 frames per second

Dynamic Range

57 dB

Shutter

Rolling reset

FPN

0.5%

PRMU

1.7%

Sensitivity

2.5 volts/lux.s

Fill Factor

49%

Color Mosaic

Bayer pattern

Package

48 LCC

Single Supply

3.0V +/- 10%

Power Consumption

150mW

Operating Temp

Overall Chip Block Diagram

Column CDS

ch0

MUX

d[9:0]

pclk

hsync

vsync

10 bit A/D

snapshot

extsync

APS Array

Serial I/F

Register

Bank

sclk sda

sadr

POR

Power

clk gen

Control

mclk

pwd

resetb

Master Sensor Controller

ch1

ch2

ch3

+/-

+/-

+/-

+/-

May 2002