Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AM4382 Datasheet(PDF) 6 Page - Texas Instruments

Part # AM4382
Description  Sitara Processors Technical Brief
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM4382 Datasheet(HTML) 6 Page - Texas Instruments

Back Button AM4382 Datasheet HTML 2Page - Texas Instruments AM4382 Datasheet HTML 3Page - Texas Instruments AM4382 Datasheet HTML 4Page - Texas Instruments AM4382 Datasheet HTML 5Page - Texas Instruments AM4382 Datasheet HTML 6Page - Texas Instruments AM4382 Datasheet HTML 7Page - Texas Instruments AM4382 Datasheet HTML 8Page - Texas Instruments AM4382 Datasheet HTML 9Page - Texas Instruments AM4382 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
ARM
Cortex-A9
Up to 1000 MHz
32KB, 32KB L1
256KB L2, L3 RAM
64KB RAM
Secure Boot
256KB
L3 RAM
Touchscreen Controller (TSC)
(A)
Display
L3 and L4 Interconnect
I C x3
2
UART x6
System Interface
EDMA
Timers x12
WDT
RTC
eHRPWM x6
eQEP, eCAP x3
JTAG, ETB
32b LPDDR2, DDR3, DDR3L
On-the-Fly Encryption
(B)
NAND, NOR, Async
(16-bit ECC)
Memory Interface
SPI x5
QSPI
HDQ, 1-Wire
ADC0 (8 inputs)
12-bit SAR
(A)
GPIO
Camera Interface
(2x Parallel)
MMC, SD,
SDIO x3
USB 2.0 Dual-Role
+ PHY x2
McASP x2 (4ch)
24-bit LCDCtrl (WXGA)
ISO7816 Interface
x2
Enclosure Protect
Crypto Blocks
Tamper Protection
Secure Storage
On-the-Fly
Encryption
Security
EMAC switch
10, 100, 1G with
1588 (MII, RMII,
RGMII,
and MDIO)
Graphics
PowerVR
SGX
3D GFX
20 MTri/s
TM
Processing: Overlay,
Resizing,Color Space
Conversion, and more
Magnetic Card
Reader
Copyright © 2017, Texas Instruments Incorporated
Quad Core
PRU-ICSS
6
AM4382, AM4384, AM4388
SPRT726A – MARCH 2017 – REVISED APRIL 2017
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM4382 AM4384 AM4388
Device Overview
Copyright © 2017, Texas Instruments Incorporated
1.4
Functional Block Diagram
A.
Use of TSC limits available ADC0 inputs.
B.
Maximum clock: LPDDR2 = 266 MHz; DDR3/DDR3L = 400 MHz.
Figure 1-1. Functional Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com