 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETV6435INZWTQ5 Datasheet(PDF) 95 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6435INZWTQ5 Datasheet(HTML) 95 Page - Texas Instruments |
|
|
95 / 252 page  TMS320DM6435 Digital Media Processor www.ti.com SPRS344C – NOVEMBER 2006 – REVISED JUNE 2008 Table 3-21. Multiplexed Pins on DM6435 (continued) SIGNAL PINMUX DESCRIPTION ZWT ZDU NAME PINMUX GROUP CONTROLLED BY PINMUX BIT FIELDS NO. NO. HD2/VLYNQ_RXD1/GP[60] A8 A9 Host Block HOSTBK HD3/VLYNQ_RXD2/GP[61] B7 B8 Host Block HOSTBK HD4/VLYNQ_RXD3/GP[62] C7 C8 Host Block HOSTBK HD5/VLYNQ_TXD0/GP[63] A6 A7 Host Block HOSTBK HD6/VLYNQ_TXD1/GP[64] D6 C7 Host Block HOSTBK HD7/VLYNQ_TXD2/GP[65] B6 B7 Host Block HOSTBK HD8/VLYNQ_TXD3/GP[66] A5 A6 Host Block HOSTBK HD9/MCOL/GP[67] C6 C6 Host Block HOSTBK HD10/MCRS/GP[68] B5 B6 Host Block HOSTBK HD11/MTXD3/GP[69] C5 A5 Host Block HOSTBK HD12/MTXD2/GP[70] D5 C5 Host Block HOSTBK HD13/MTXD1/GP[71] B4 B4 Host Block HOSTBK HD14/MTXD0/GP[72] D4 B5 Host Block HOSTBK HD15/MTXCLK/GP[73] A4 A4 Host Block HOSTBK HHWIL/MRXDV/GP[74] C4 D3 Host Block HOSTBK HCNTL1/MTXEN/GP[75] D3 C4 Host Block HOSTBK HCNTL0/MRXER/GP[76] B3 B2 Host Block HOSTBK HR/W/MRXCLK/GP[77] A3 A3 Host Block HOSTBK HDS2/MRXD0/GP[78] C3 C2 Host Block HOSTBK HDS1/MRXD1/GP[79] B2 B3 Host Block HOSTBK HRDY/MRXD2/GP[80] D2 C3 Host Block HOSTBK HCS/MDCLK/GP[81] C1 D1 Host Block HOSTBK HINT/MRXD3/GP[82] C2 D2 Host Block HOSTBK HAS/MDIO/GP[83] D1 C1 Host Block HOSTBK GP[4]/PWM1 F3 F3 PWM1Block PWM1BK ACLKR0/CLKX0/GP[99] H1 J1 Serial Port Sub-Block 0 SPBK0 AFSR0/DR0/GP[100] H4 K3 Serial Port Sub-Block 0 SPBK0 AHCLKR0/CLKR0/GP[101] J2 K1 Serial Port Sub-Block 0 SPBK0 AXR0[3]/FSR0/GP[102] G4 J3 Serial Port Sub-Block 0 SPBK0 AXR0[2]/FSX0/GP[103] H3 J2 Serial Port Sub-Block 0 SPBK0 AXR0[1]/DX0/GP[104] J3 K2 Serial Port Sub-Block 0 SPBK0 AXR0[0]/GP[105] H2 H2 Serial Port Sub-Block 1 SPBK1 ACLKX0/GP[106] F1 G1 Serial Port Sub-Block 1 SPBK1 AFSX0/GP[107] G2 G2 Serial Port Sub-Block 1 SPBK1 AHCLKX0/GP[108] G1 H1 Serial Port Sub-Block 1 SPBK1 AMUTEIN0/GP[109] F2 G3 Serial Port Sub-Block 1 SPBK1 AMUTE0/GP[110] G3 H3 Serial Port Sub-Block 1 SPBK1 HECC_RX/TINP1L/URXD1/GP[56] L4 P3 Timer 1 Block TIM1BK HECC_TX/TOUT1L/UTXD1/GP[55] K4 N3 Timer 1 Block TIM1BK TINP0L/GP[98] K2 L2 Timer 0 Block TIM0BK CLKS0/TOUT0L/GP[97] J4 L3 Timer 0 Block TIM0BK URXD0/GP[85] L2 M2 UART0 Data Block UR0DBK UTXD0/GP[86] K3 N1 UART0 Data Block UR0DBK UCTS0/GP[87] L1 P1 UART0 Flow Control Block UR0FCBK URTS0/PWM0/GP[88] L3 M3 UART0 Flow Control Block UR0FCBK Submit Documentation Feedback Device Configuration 95 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
