Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F296 Datasheet(PDF) 335 Page - STMicroelectronics

Part # ST10F296
Description  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F296 Datasheet(HTML) 335 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 331Page - STMicroelectronics ST10F296 Datasheet HTML 332Page - STMicroelectronics ST10F296 Datasheet HTML 333Page - STMicroelectronics ST10F296 Datasheet HTML 334Page - STMicroelectronics ST10F296 Datasheet HTML 335Page - STMicroelectronics ST10F296 Datasheet HTML 336Page - STMicroelectronics ST10F296 Datasheet HTML 337Page - STMicroelectronics ST10F296 Datasheet HTML 338Page - STMicroelectronics ST10F296 Datasheet HTML 339Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 335 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Electrical characteristics
335/346
Figure 116. READY and CLKOUT
1.
Cycle as programmed, including MCTC wait states (example shows 0 MCTC wait states).
2.
The leading edge of the respective command depends on R/W delay.
3.
READY sampled high at this sampling point generates a READY controlled wait state, READY sampled
low at this sampling point terminates the current running bus cycle.
4.
READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or
WR).
5.
If the asynchronous READY signal does not fulfill the indicated setup and hold times with respect to
CLKOUT (for example, because CLKOUT is not enabled), it must fulfill t37 to be safely synchronized. This
is guaranteed if READY is removed in response to the command (see Note 4).
6.
Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state
may be inserted here. For a multiplexed bus with MTTC wait state this delay is 2 CLKOUT cycles. For a
demultiplexed bus without MTTC wait state this delay is zero.
7.
The next external bus cycle may start here.
t30
t34
t35
t36
t35
t36
t58
t59
t58
t59
wait state
READY
MUX/tri-state(6)
t32
t33
t29
Running cycle(1)
t31
t37
(3)
(3)
(5)
t60 (4)
(6)
(2)
(7)
(3)
(3)
CLKOUT
ALE
RD, WR
Synchronous
Asynchronous
READY
READY
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com