Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ST72561AR7-Auto Datasheet(PDF) 261 Page - STMicroelectronics

Part # ST72561AR7-Auto
Description  Clock, reset and supply management
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72561AR7-Auto Datasheet(HTML) 261 Page - STMicroelectronics

Back Button ST72561AR7-Auto Datasheet HTML 257Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 258Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 259Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 260Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 261Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 262Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 263Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 264Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 265Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 261 / 324 page
background image
ST72561-Auto
10-bit A/D converter (ADC)
Doc ID 12370 Rev 8
261/324
18.3.3
Changing the conversion channel
The application can change channels during conversion. When software modifies the
CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is
cleared, and the A/D converter starts converting the newly selected channel.
18.3.4
ADCDR consistency
If an End Of Conversion event occurs after software has read the ADCDRLSB but before it
has read the ADCDRMSB, there would be a risk that the two values read would belong to
different samples.
To guarantee consistency:
●
The ADCDRL and the ADCDRH registers are locked when the ADCCRL is read
●
The ADCDRL and the ADCDRH registers are unlocked when the ADCDRH register is
read or when ADON is reset.
This is important, as the ADCDR register will not be updated until the ADCDRH register is
read.
18.4
Low power modes
Note:
The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced
power consumption when no conversion is needed and between single shot conversions.
18.5
Interrupts
None.
18.6
Register description
18.6.1
Control/status register (ADCCSR)
Read/ write (except bit 7 read only)
Reset value: 0000 0000 (00h)
Table 90.
Effect of low power modes on ADC
Mode
Description
WAIT
No effect on A/D converter
HALT
A/D converter disabled.
After wakeup from Halt mode, the A/D converter requires a stabilization time
tSTAB (see Electrical Characteristics) before accurate conversions can be
performed.
7
0
EOC
SPEED
ADON
SLOW
CH3
CH2
CH1
CH0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com