STM32F769AI datasheet(197/255 Pages) STMICROELECTRONICS

197 / 255 page

DocID029041 Rev 4

197/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

Table 100. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)

1. CL = 30 pF.

2. Guaranteed by characterization results.

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

2THCLK − 12 THCLK +1

tv(NOE_NE)

FMC_NEx low to FMC_NOE low

0.5

tw(NOE)

FMC_NOE low time

2THCLK − 12THCLK + 1

th(NE_NOE)

FMC_NOE high to FMC_NE high hold time

tv(A_NE)

FMC_NEx low to FMC_A valid

0.5

th(A_NOE)

Address hold time after FMC_NOE high

tv(BL_NE)

FMC_NEx low to FMC_BL valid

0.5

th(BL_NOE)

FMC_BL hold time after FMC_NOE high

tsu(Data_NE)

Data to FMC_NEx high setup time

THCLK − 1-

tsu(Data_NOE)

Data to FMC_NOEx high setup time

THCLK − 1-

th(Data_NOE)

Data hold time after FMC_NOE high

th(Data_NE)

Data hold time after FMC_NEx high

tv(NADV_NE)

FMC_NEx low to FMC_NADV low

tw(NADV)

FMC_NADV low time

THCLK + 1

Table 101. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT

timings(1)

1. Guaranteed by characterization results.

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

7THCLK +1 7THCLK +1

tw(NOE)

FMC_NWE low time

5THCLK −15THCLK +1

tw(NWAIT)

FMC_NWAIT low time

THCLK −0.5

tsu(NWAIT_NE)

FMC_NWAIT valid before FMC_NEx high

5THCLK +1.5

th(NE_NWAIT)

FMC_NEx hold time after FMC_NWAIT invalid

4THCLK+1

STM32F769AI Datasheet(PDF) 197 Page - STMicroelectronics

STM32F769AI Datasheet(HTML) 197 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL