STM32F769AI datasheet(198/255 Pages) STMICROELECTRONICS

198 / 255 page

Electrical characteristics

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

198/255

DocID029041 Rev 4

Figure 62. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 102. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)

1. Guaranteed by characterization results.

Symbol

Parameter

Min

Max

Unit

tw(NE)

FMC_NE low time

3THCLK 13THCLK + 1

tv(NWE_NE)

FMC_NEx low to FMC_NWE low

THCLK 1THCLK + 0.5

tw(NWE)

FMC_NWE low time

THCLK 1.5 THCLK + 0.5

th(NE_NWE)

FMC_NWE high to FMC_NE high hold time

THCLK

tv(A_NE)

FMC_NEx low to FMC_A valid

th(A_NWE)

Address hold time after FMC_NWE high

THCLK 0.5

tv(BL_NE)

FMC_NEx low to FMC_BL valid

0.5

th(BL_NWE)

FMC_BL hold time after FMC_NWE high

THCLK 0.5

tv(Data_NE)

Data to FMC_NEx low to Data valid

THCLK + 2

th(Data_NWE)

Data hold time after FMC_NWE high

THCLK+0.5

tv(NADV_NE)

FMC_NEx low to FMC_NADV low

tw(NADV)

FMC_NADV low time

THCLK + 1

STM32F769AI Datasheet(PDF) 198 Page - STMicroelectronics

STM32F769AI Datasheet(HTML) 198 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL