ML2722 datasheet(21/28 Pages) MICRO-LINEAR

21 / 28 page

ML2722

DS2722-F-05

FINAL DATASHEET

DECEMBER 2003

DATA BIT

NAME

DESCRIPTION

USE

B15 (MSB) / DB13

Reserved

B14 / DB12

Reserved

B13 / DB11

Reserved

B12 / DB10

Reserved

B11 / DB9

Reserved

B10 / DB8

Reserved

B9 / DB7

Reserved

B8 / DB6

Reserved

Set all bits to 0 (zero)

B7 / DB5

TPC

Transmit Power Control

0: TPC pin high impedance

1: TPC pin pulled to ground

B6 / DB4

TXCL

Transmit Test Mode

0: FSK modulation in Transmit mode

1: CW (no modulation in Transmit mode)

B5 / DB3

LOL

PLL Frequency Shift

0: LO shift is 0 Hz for Transmit, 1.024 MHz for Receive

1: LO shift is 1.024 MHz for Transmit, 0 Hz for Receive

B4 / DB2

RXCL

PLL Mode in Normal Receive

Operation

0: PLL open loop during Receive

1: PLL closed loop during Receive

B3 / DB1

RD0

Reference Frequency Select

0: 6.144MHz nominal reference frequency

1: 12.288MHz nominal reference frequency

B2 / DB0

QPP

PLL Charge Pump Polarity

0: Freq. sig. < freq. ref.; Charge pump sources current

1: Freq. sig. < freq. ref.; Charge pump sinks current

B1 / ADB1

ADR1

MSB Address Bit

ADR1 = 0

B0 (LSB) / ADB0

ADR0

LSB Address Bit

ADR0 = 0

Table 4. Register 0 -- PLL Configuration Register

DATA BIT

NAME

DESCRIPTION

USE

B15 (MSB) / DB13

Reserved

B14 / DB12

Reserved

Set all bits to 0 (zero)

B13 / DB11

CHQ11

B12 / DB10

CHQ10

B11 / DB9

CHQ9

B10 / DB8

CHQ8

B9 / DB7

CHQ7

B8 / DB6

CHQ6

B7 / DB5

CHQ5

B6 / DB4

CHQ4

B5 / DB3

CHQ3

B4 / DB2

CHQ2

B3 / DB1

CHQ1

B2 / DB0

CHQ0

Channel Frequency select bits

Divide ratio = fc / 0.512

B1 / ADB1

ADR1

MSB Address Bit

ADR1 = 0

B0 (LSB) / ADB0

ADR0

LSB Address Bit

ADR0 = 1

Table 5. Register 1 – Channel Frequency Register

ML2722 Datasheet(PDF) 21 Page - Micro Linear Corporation

ML2722 Datasheet(HTML) 21 Page - Micro Linear Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL