Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TNETX3150A Datasheet(PDF) 71 Page - Texas Instruments

Part # TNETX3150A
Description  ADDRESS-LOOKUP DEVICE
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TNETX3150A Datasheet(HTML) 71 Page - Texas Instruments

Back Button TNETX3150A Datasheet HTML 67Page - Texas Instruments TNETX3150A Datasheet HTML 68Page - Texas Instruments TNETX3150A Datasheet HTML 69Page - Texas Instruments TNETX3150A Datasheet HTML 70Page - Texas Instruments TNETX3150A Datasheet HTML 71Page - Texas Instruments TNETX3150A Datasheet HTML 72Page - Texas Instruments TNETX3150A Datasheet HTML 73Page - Texas Instruments TNETX3150A Datasheet HTML 74Page - Texas Instruments TNETX3150A Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 78 page
background image
TNETX15AE
ADDRESS-LOOKUP DEVICE
SPWS041A – AUGUST 1997 – REVISED OCTOBER 1997
71
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating conditions
OSCIN clock
MIN
NOM
MAX
UNIT
tc(OSCIN)†
Cycle time, OSCIN
20
ns
tw(OSCINH) Pulse duration, OSCIN high
8
10
ns
tw(OSCINL)
Pulse duration, OSCIN low
8
10
ns
Frequency drift†
±50
ppm
† TNETX15AE is designed to use the OSCIN input from the companion TNETX3150/TNETX3150A/TNETX3100 to be able to snoop on the
TNETX3150/TNETX3150A/TNETX3100-DRAM bus. The accuracy and drift are constrained by TNETX3150/TNETX3150A/TNETX3100 use of
OSCIN for Ethernet state machines.
timing requirements over recommended operating conditions (see Figure 24)
power-on reset
NO.
MIN
MAX
UNIT
1
td(OSCIN)
Delay time, from VCC↑ to RESET↑
25
ms
2
td(RESET)
Delay time, from OSCIN
↑ to RESET↑
25
ms
3
td(AUTO)
Delay time, from RESET
↑ to EEPROM autoload over
50
ms
OSCIN
(Input)
VCC(5V)
(Input)
VCC
(Input)
1
2
RESET
(Input)
Normal Operation
Signals‡
Valid
‡ A pullup or active logic is required for each input to have known logic levels at all times, especially during reset when an I/O output is disabled.
3
Figure 24. Power-On Reset Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com