| Electronic Components Datasheet Search |
|
AS2843 Datasheet(PDF) 14 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AS2843 Datasheet(HTML) 14 Page - List of Unclassifed Manufacturers |
|
14 / 20 page ![]() AS2842/3/4/5 Current Mode Controller ASTEC Semiconductor 50 ing. Standard 2842 devices specify or trim only for a specific value of discharge current. This makes precise and repeatable duty ratio clamp- ing virtually impossible due to other IC toler- ances. The AS2844/5 provides true 50% duty ratio clamping by virtue of excluding from its flip- flop scheme, the normal output blanking associ- ated with the discharge of CT. Standard AS2844/ 5 devices include the output blanking associated with the discharge of CT, resulting in somewhat less than a 50% duty ratio. 1.3.3 Synchronization The advanced design of the AS2842 oscillator simplifies synchronizing the frequency of two or more devices to each other or to an external clock. The RT/CT doubles as a synchronization input which can easily be driven from any open collector logic output. Figure 16 shows some simple circuits for implementing synchroniza- tion. 1.4 Error amplifier (COMP) The AS2842 error amplifier is a wide bandwidth, internally compensated operational amplifier which provides a high DC open loop gain (90 dB). The input to the amplifier is a PNP differential pair. The non-inverting (+) input is internally connected to the 2.5 V reference, and the invert- ing (–) input is available at pin 2 (VFB). The output of the error amplifier consists of an active pull- down and a 0.8 mA current source pull-up as shown in Figure 17. This type of output stage allows easy implementation of soft start, latched shutdown and reduced current sense clamp func- tions. It also permits wire “OR-ing” of the error amplifier outputs of several 2842s, or complete bypass of the error amplifier when its output is forced to remain in its “pull-up” condition. Figure 16. Synchronization Figure 17. Error Amplifier Compensation + – COMPENSATION NETWORK 2.50 V TO PWM E/A 1 COMP VFB 2 0.8 mA VOUT From VREG A 2842 RT/CT GND 8 4 RT CT 5 Open Collector Output 5 V RT/CT Open Collector Output 3 K 2 K 2 K RT/CT 3 K CMOS SYNC EXTERNAL CLOCK |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |