| Electronic Components Datasheet Search |
|
ST92F120JR9Q7 Datasheet(PDF) 216 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120JR9Q7 Datasheet(HTML) 216 Page - STMicroelectronics |
|
216 / 324 page ![]() 216/324 I2C BUS INTERFACE 10.7 I2C BUS INTERFACE 10.7.1 Introduction The I2C bus Interface serves as an interface be- tween the microcontroller and the serial I2C bus. It provides both multimaster and slave functions with both 7-bit and 10-bit address modes; it controls all I2C bus-specific sequencing, protocol, arbitration, timing and supports both standard (100KHz) and fast I2C modes (400KHz). Using DMA, data can be transferred with minimum use of CPU time. The peripheral uses two external lines to perform the protocols: SDA, SCL. 10.7.2 Main Features s Parallel-bus/I2C protocol converter s Multi-master capability s 7-bit/10-bit Addressing s Standard I2C mode/Fast I2C mode s Transmitter/Receiver flag s End-of-byte transmission flag s Transfer problem detection s Interrupt generation on error conditions s Interrupt generation on transfer request and on data received I2C Master Features: s Start bit detection flag s Clock generation s I2C bus busy flag s Arbitration Lost flag s End of byte transmission flag s Transmitter/Receiver flag s Stop/Start generation I2C Slave Features: s Stop bit detection s I2C bus busy flag s Detection of misplaced start or stop condition s Programmable I2C Address detection (both 7- bit and 10-bit mode) s General Call address programmable s Transfer problem detection s End of byte transmission flag s Transmitter/Receiver flag. Interrupt Features: s Interrupt generation on error condition, on transmission request and on data received s Interrupt address vector for each interrupt source s Pending bit and mask bit for each interrupt source s Programmable interrupt priority respects the other peripherals of the microcontroller s Interrupt address vector programmable DMA Features: s DMA both in transmission and in reception with enabling bits s DMA from/toward both Register File and Memory s End Of Block interrupt sources with the related pending bits s Selection between DMA Suspended and DMA Not-Suspended mode if error condition occurs. 9 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |