| Electronic Components Datasheet Search |
|
ADT7310 Datasheet(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADT7310 Datasheet(HTML) 21 Page - Analog Devices |
|
21 / 25 page ![]() ADT7310 Data Sheet Rev. A | Page 20 of 24 C3 C2 C5 C4 DIN C7 C6 C1 D2 D1 D0 C0 16-BIT DATA 5 24 6 7 8 9 10 11 12 13 14 15 16 22 23 SCLK 1 2 3 4 D14 D13 17 CS R/W REGISTER ADDR 0 0 0 CONT READ D12 D11 D10 D9 D8 D7 D15 DOUT 8-BIT COMMAND BYTE Figure 21. Read from a 16-Bit Register READING DATA A read transaction begins when the master writes the command byte to the ADT7310 with the read/write bit set to 1. The master then supplies 8 or 16 clock pulses, depending on the addressed register, and the ADT7310 clocks out data from the addressed register on the DOUT line. Data is clocked out on the first falling edge of SCLK following the command byte. The read transaction finishes when the master takes CS high. The master must begin a new read transaction on the bus for every register read. Only one register is read per bus transaction. However, in continuous read mode, Command Byte C2 = 1, and the temperature value register can be read from continuously. The master sends 16 clock pulses on SCLK, and the temperature value is clocked out on DOUT. INTERFACING TO DSPs OR MICROCONTROLLERS The ADT7310 can be operated with CS used as a frame syn- chronization signal. This scheme is useful for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by CS because CS normally occurs after the falling edge of SCLK in DSPs. SCLK can continue to run between data transfers, provided that the timing numbers are obeyed. CS can be tied to ground, and the serial interface can be operated in a 3-wire mode. DIN, DOUT, and SCLK are used to communicate with the ADT7310 in this mode. For microcontroller interfaces, it is recommended that SCLK idle high between data transfers. SERIAL INTERFACE RESET The serial interface can be reset by writing a series of 1s on the DIN input. If a Logic 1 is written to the ADT7310 line for at least 32 serial clock cycles, the serial interface is reset. This ensures that the interface can be reset to a known state if the interface gets lost due to a software error or some glitch in the system. Reset returns the interface to the state in which it is expecting a write to the communications register. This opera- tion resets the contents of all registers to their power-on values. Following a reset, the user should allow a period of 500 µs before addressing the serial interface. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |