Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP6S21 Datasheet(PDF) 18 Page - Microchip Technology

Part # MCP6S21
Description  Single-Ended, Rail-to-Rail I/O, Low Gain PGA
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP6S21 Datasheet(HTML) 18 Page - Microchip Technology

Back Button MCP6S21 Datasheet HTML 14Page - Microchip Technology MCP6S21 Datasheet HTML 15Page - Microchip Technology MCP6S21 Datasheet HTML 16Page - Microchip Technology MCP6S21 Datasheet HTML 17Page - Microchip Technology MCP6S21 Datasheet HTML 18Page - Microchip Technology MCP6S21 Datasheet HTML 19Page - Microchip Technology MCP6S21 Datasheet HTML 20Page - Microchip Technology MCP6S21 Datasheet HTML 21Page - Microchip Technology MCP6S21 Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 43 page
background image
MCP6S21/2/6/8
DS21117A-page 18
 2003 Microchip Technology Inc.
5.0
DIGITAL FUNCTIONS
The MCP6S21/2/6/8 PGAs use a standard SPI com-
patible serial interface to receive instructions from a
controller. This interface is configured to allow daisy
chaining with other SPI devices. There is an internal
POR (Power On Reset) that resets the registers under
low power conditions.
5.1
SPI Timing
Chip Select (CS) toggles low to initiate communication
with these devices. The first byte of each SI word (two
bytes long) is the instruction byte, which goes into the
Instruction Register. The Instruction Register points the
second byte to its destination. In a typical application,
CS is raised after one word (16 bits) to implement the
desired changes. Section 5.3, “Registers”, covers
applications using multiple 16-bit words. SO goes low
after CS goes high; it has a push-pull output that does
not go into a high-Z state.
The MCP6S21/2/6/8 devices operate in SPI Modes 0,0
and 1,1. In 0,0 mode, the clock idles in the low state
(Figure 5-1) and, in 1,1 mode, the clock idles in the high
state (Figure 5-2). In both modes, SI data is loaded into
the PGA on the rising edge of SCK and SO data is
clocked out on the falling edge of SCK. In 0,0 mode, the
falling edge of CS also acts as the first falling edge of
SCK (see Figure 5-1). There must be multiples of 16
clocks (SCK) while CS is low or commands will abort
(see Section 5.3, “Registers”).
FIGURE 5-1:
Serial bus sequence for the PGA; SPI 0,0 mode (see Figure 1-5).
FIGURE 5-2:
Serial bus sequence for the PGA; SPI 1,1 mode (see Figure 1-6).
12
3456
7
8
9
10
11
12
13
14
15
16
CS
SCK
SI
Instruction Byte
Data Byte
SO
(first 16 bits out are always zeros)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
CS
SCK
SI
Instruction Byte
Data Byte
SO
(first 16 bits out are always zeros)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com