Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

S70FS01GS Datasheet(PDF) 80 Page - Cypress Semiconductor

Part # S70FS01GS
Description  1-Gbit (128 MByte), 1.8 V FS-S Flash
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

S70FS01GS Datasheet(HTML) 80 Page - Cypress Semiconductor

Back Button S70FS01GS Datasheet HTML 76Page - Cypress Semiconductor S70FS01GS Datasheet HTML 77Page - Cypress Semiconductor S70FS01GS Datasheet HTML 78Page - Cypress Semiconductor S70FS01GS Datasheet HTML 79Page - Cypress Semiconductor S70FS01GS Datasheet HTML 80Page - Cypress Semiconductor S70FS01GS Datasheet HTML 81Page - Cypress Semiconductor S70FS01GS Datasheet HTML 82Page - Cypress Semiconductor S70FS01GS Datasheet HTML 83Page - Cypress Semiconductor S70FS01GS Datasheet HTML 84Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 141 page
background image
S70FS01GS
Document Number: 002-03833 Rev. *C
Page 80 of 141
This command is also supported in QPI mode. In Quad AIl mode the instruction is shifted in on IO0-IO3, two clock cycles per byte.
Figure 9.7
Write Enable (WREN) Command Sequence QPI Mode
9.3.2
Write Disable (WRDI 04h):
The Write Disable (WRDI) command clears the Write Enable Latch (WEL) bit of the Status Register-1 (SR1V[1]) to a “0”.
The Write Enable Latch (WEL) bit may be cleared to a “0” by issuing the Write Disable (WRDI) command to disable Page Program
(PP), Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR or WRAR), OTP Program (OTPP), and other commands, that
require WEL be set to “1” for execution. The WRDI command can be used by the user to protect memory areas against inadvertent
writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while
WIP bit =1.
CS# must be driven into the logic high state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being
driven to the logic high state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not
be executed.
Figure 9.8
Write Disable (WRDI) Command Sequence
This command is also supported in QPI mode. In Quad AIl mode the instruction is shifted in on IO0-IO3, two clock cycles per byte.
Figure 9.9
Write Disable (WRDI) Command Sequence QPI Mode
CS#
SCLK
IO0
IO1
IO2
IO3
Phase
4
0
5
1
6
2
7
3
Instruction
CS#
SCK
SI
SO
Phase
7
6
5
4
3
2
1
0
Instruction
CS#
SCLK
IO0
IO1
IO2
IO3
Phase
4
0
5
1
6
2
7
3
Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com