Kawasaki USB device

KL5KUSB201

Copyright © 2002 Kawasaki Microelectronics Inc. Kawasaki LSI Inc. All rights reserved.

internal 12MHz clock instead of FrontEnd, HSDLL and EBUF blocks. For received

signals, the LSI locks them in HS DLL and is buffering them in EBUF. Then signals

are transferred to Shared Logic to convert data format, check the CRC, convert from

serial to parallel. The data is finally delivered to the SIE bus through SIE_IF. For

transmit operation, incoming parallel data is received in SIE_IF and sent to Shared

Logic to perform parallel to serial conversion, CRC generation, bit stuffing and NRZI

encoding. Finally the data is transmitted onto the USB bus through FrontEnd block.

High Speed or Full Speed operation is selected by SIE control signals. USB bus status

can be monitored by USB bus status signals.

Figure 2

KL5KUSB201 Internal Architecture

HS

FrontEnd

FS

FrontEnd

SIE_IF

STATUS

CLK

GEN

SIE_DAT

RPU_ENA

FSDP

FSDM

HSDP

HSDM

External

48MHz clock

USB bus

SIE bus

HS

DLL

EBUF

Shared

Logic

DPLL

CTRL

CKOUT