MSP34X0G datasheet(21/96 Pages) MICRONAS

21 / 96 page

PRELIMINARY DATA SHEET

MSP 34x0G

MICRONAS INTERMETALL

Equalizer loudspeaker ch. band 1

00 21

[15..8]

[

+12 dB ... −12 dB]

0 dB

Equalizer loudspeaker ch. band 2

00 22

[15..8]

[

+12 dB ... −12 dB]

0 dB

Equalizer loudspeaker ch. band 3

00 23

[15..8]

[

+12 dB ... −12 dB]

0 dB

Equalizer loudspeaker ch. band 4

00 24

[15..8]

[

+12 dB ... −12 dB]

0 dB

Equalizer loudspeaker ch. band 5

00 25

[15..8]

[

+12 dB ... −12 dB]

0 dB

Automatic Volume Correction

00 29

[15..8]

[off, on, decay time]

off

Subwoofer level adjust

00 2C

[15..8]

[0 dB ...

−30 dB, mute]

0 dB

Subwoofer corner frequency

00 2D

[15..8]

[50 Hz ... 400 Hz]

00hex

Subwoofer complementary high-pass

[7..0]

[off, on]

off

Balance headphone channel [L/R]

00 30

[15..8]

[0...100 / 100% and 100 / 0...100%]

[

−127...0 / 0 and 0 / −127...0 dB]

100 %/100 %

Balance mode headphone

[7..0]

[Linear mode / logarithmic mode]

linear mode

Bass headphone channel

00 31

[15..8]

[

+20 dB ... −12 dB]

0 dB

Treble headphone channel

00 32

[15..8]

[

+15 dB ... −12 dB]

0 dB

Loudness headphone channel

00 33

[15..8]

[0 dB ...

+17 dB]

0 dB

Loudness filter characteristic

[7..0]

[NORMAL, SUPER_BASS]

NORMAL

Volume SCART2 output channel

00 40

[15..8]

[

+12 dB ... −114 dB, MUTE]

00hex

SCART2 source select

00 41

[15..8]

[FM, NICAM, SCART, I2S1, I2S2]

SCART2 channel matrix

[7..0]

[SOUNDA, SOUNDB, STEREO, MONO...]

SOUNDA

Table 3–5: List of MSP 34x0G Write Registers, continued

Write Register

Address

(hex)

Bits

Description and Adjustable Range

Reset

See

Page

Table 3–6: List of MSP 34x0G Read Registers

Read Register

Address

(hex)

Bits

Description and Adjustable Range

See

Page

I2C Subaddress = 11hex ; Registers are not writable

STANDARD RESULT

00 7E

[15..0]

Result of Automatic Standard Detection (see Table 3–8)

STATUS

02 00

[15..0]

Monitoring of internal settings e.g. Stereo, Mono, Mute etc. .

I2C Subaddress = 13hex ; Registers are not writable

Quasi peak readout left

00 19

[15..0]

[00hex ... 7FFFhex]16 bit two’s complement

Quasi peak readout right

00 1A

[15..0]

[00hex ... 7FFFhex]16 bit two’s complement

MSP hardware version code

00 1E

[15..8]

[00hex ... FFhex]38

MSP major revision code

[7..0]

[00hex ... FFhex]38

MSP product code

00 1F

[15..8]

[00hex ... FFhex]38

MSP ROM version code

[7..0]

[00hex ... FFhex]38

MSP34X0G Datasheet(PDF) 21 Page - Micronas

MSP34X0G Datasheet(HTML) 21 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL