Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DLPC3432 Datasheet(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
Part # DLPC3432
Description  Display Controller
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC3432 Datasheet(HTML) 46 Page - Texas Instruments

Back Button DLPC3432 Datasheet HTML 42Page - Texas Instruments DLPC3432 Datasheet HTML 43Page - Texas Instruments DLPC3432 Datasheet HTML 44Page - Texas Instruments DLPC3432 Datasheet HTML 45Page - Texas Instruments DLPC3432 Datasheet HTML 46Page - Texas Instruments DLPC3432 Datasheet HTML 47Page - Texas Instruments DLPC3432 Datasheet HTML 48Page - Texas Instruments DLPC3432 Datasheet HTML 49Page - Texas Instruments DLPC3432 Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 60 page
background image
VDD_PLLM/D (1.1 V)
VDD (1.1 V)
PARKZ
PLL_REFCLK
RESETZ
I2C (activity)
HOST_IRQ
500 ms Min
0 µs Min
0 µs
Max
VCC18 (1.8 V)
VDDLP12 (if not
tied to VDD)
Point at which all supplies reach 95% of
their specified nominal values.
PARKZ must be set high a minimum
of 0 µs before RESETZ is released to
support auto-initialization.
PLL_REFCLK may be active
before power is applied.
HOST_IRQ is driven high when
power and RESETZ are applied to
indicate the DPP343x is not ready for
operation, and then is driven low after
initialization is complete.
PLL_REFCLK must become stable within
5 ms of all power being applied (for
external oscillator application this is
oscillator dependent and for crystal
applications this is crystal and ASIC
oscillator cell dependent).
I2C access can start immediately
after HOST_IRQ goes low (this
should occur within 500 ms from the
release of RESETZ).
PROJ_ON input
(GPIO_8)
0 µs
Min
0 µs
Min
5 ms Min
0 µs Min
HOST_IRQ is pulled high
immediately after RESETZ is
asserted low.
VCC_INTF (1.8 to 3.3 V)
VCC_FLSH (1.8 to 3.3 V)
500 µs
Min
PLL_REFCLK and all ASIC
supplies (except VDDLP12)
must remain active for a
minimum of 500 µs after
PROJ_ON goes low.
VCC18 must remain ON long
enough to satisfy DMD power
sequencing requirements
defined in the DLPA200x
specification.
I2C activity should cease
immediately upon
de-
assertion on PROJ_ON.
46
DLPC3432
DLPS108B – FEBRUARY 2018 – REVISED APRIL 2018
www.ti.com
Product Folder Links: DLPC3432
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
System Power-Up and Power-Down Sequence (continued)
Figure 26. DLPC3432 Power-Up / PROJ_ON = 0 Initiated Normal PARK and Power-Down



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com