Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 369 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 369 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 365Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 366Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 367Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 368Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 369Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 370Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 371Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 372Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 373Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 369 / 662 page
background image
Features
Quad Timer (TMR), Rev. 4
Freescale Semiconductor
13-3
13.1 Introduction
The Quad Timer (TMR) module contains four identical counter/timer groups. Each 16-bit
counter/timer group contains a
•
Prescaler
•
Counter
•
Load register
•
Hold register
•
Capture register
•
Two Compare registers
•
Two Status and Control registers
All except the prescaler are read/write registers.
Note:
This document uses the terms Timer and Counter interchangeably because the
counter/timers may perform either or both tasks.
The Load register provides the initialization value to the counter when the counter’s terminal
value has been reached. Hold registers capture the counter’s value the instant any Counter
register is read. This feature supports the reading of cascaded counters. The Capture register
enables an external signal to take a snapshot of the counter’s current value. The TMR_CMP1 and
TMR_CMP2 registers provide the values to which the counter is compared. If a match occurs, the
OFLAG signal can be set, cleared, or toggled. At match time, an interrupt is generated if enabled.
The Prescaler provides different IPBus Clock time bases useful for clocking the counter. The
Counter provides the ability to count internal or external events. Input pins are shared within a
Timer module.
13.2 Features
The Quad TMR module design includes these distinctive capabilities:
•
Four, 16-bit counters/timers
•
Count up/down
•
Counters are cascadable
•
Count modulo can be programmed
•
Maximum count rate equals peripheral clock for external clocks
•
Maximum count rate equals peripheral clock for internal clocks
•
Count once or repeatedly
•
Counters can be preloaded



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com