Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 515 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 515 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 511Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 512Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 513Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 514Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 515Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 516Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 517Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 518Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 519Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 515 / 662 page
background image
Application:
Date:
Programmer:
Sheet
Appendix B - Programmer’s Sheets, Rev. 4
Freescale Semiconductor
B-13
4 of 4
EMI
Bus Control Register (BCR)
Bus Control
Register (BCR)
$1FFE40 +$18
Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
DRV
BMDAR
0
0
BWWS
BRWS
Write
Reset
0
0000010
1111
0
1
1
1
Bits
Name
Description
15
DRV
Drive
This control bit is used to specify what occurs on the external memory port pins when no external
access is performed. For example, it determines whether pins are placed in tri-state or remain
driven.
14 - 12
BMDAR
Base Minimal Delay After Read
This bit field specifies the number of system clocks to delay after reading from memory not in CS
controlled space. Since a write to the device implies activating the device on the bus, this is also
considered a read from another device, therefore activating the BMDAR timing control. Please see
the description of the MDAR field of the CSTC registers for a discussion of the function of this
control.
9-5
BWWS
Base Write Wait States
This bit field specifies the number of additional system clocks 0-30 (31 is invalid) to delay for write
access to the selected memory when the memory address does not fall within CS controlled range.
The value of BWWS should be set as indicated in Section 5.7.
4-0
BRWS
Base Read Wait States
This bit field specifies the number of additional system clocks 0-30 (31 is invalid) to delay for read
access to the selected memory when the memory address does not fall within CS controlled range.
The value of BRWS should be set as indicated in Section 5.7.
denotes Reserved Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com