| Electronic Components Datasheet Search |
|
DSP56857 Datasheet(PDF) 516 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 Datasheet(HTML) 516 Page - Freescale Semiconductor, Inc |
|
516 / 662 page ![]() Application: Date: Programmer: Sheet C 5685X Digital Signal Controller User Manual, Rev. 4 B-14 Freescale Semiconductor 1 of 4 Bits Name Description 13 LCK1 Lock 1 Status This bit shows the status of the lock detector state for the LCK1 circuit. 0 PLL not locked 1 PLL locked 12 LCK0 Lock 0 Status This bit shows the status of the lock detector state for the LCK0 circuit. 0 PLL not locked 1 PLL locked 11 SEL Clock Source Select This bit is used to control the source of the master clock to the SIM. 0 Oscillator output selected (default) 1 PLL output selected 6 - 5 LCK1_IE Lock 1 Interrupt Enable This is an optional interrupt bit. 00 Disable interrupt (default) 01 Enable interrupt on rising edge of LCK1 10 Enable interrupt on falling edge of LCK1 11 Enable interrupt on any edge of LCK1 OCCS CGM Control Register (CGMCR) CGM Control Register (CGMCR) $1FFF10 + $0 Bits 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read 0 0 LCK1 LCK0 SEL 0 0 0 0 LCK1_IE LCK0_IE LCKON TOD_SEL PDN Write Reset 00 0 0 0 000000 0 0 0 0 1 denotes Reserved Bits See the following page for continuation of this register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |