| Electronic Components Datasheet Search |
|
AR8327-AL1A-R Datasheet(PDF) 374 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R Datasheet(HTML) 374 Page - List of Unclassifed Manufacturers |
|
374 / 394 page ![]() 374 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch Atheros Communications, Inc. 374 • June 2011 COMPANY CONFIDENTIAL 3.11 MMD3 — PCS Register 3.11.1 PCS Control1 Address Offset: 0x00, or 0d00 Device Address = 3 Table 3-396, “PCS Control1,” on page 374 summarizes the Register Table 3-396. PCS Control1 3.11.2 PCS Status1 Address Offset: 0x01, or 0d01 Device Address = 3 Table 3-396, “PCS Control1,” on page 374 summarizes the Register 5:0 RESERVED Mode R/W HW Rst 6’h20 SW Rst Retain Table 3-395. Bit Symbol Type Description Bit Symbol Type Description 15 Pcs_rst Mode R/W Reset bit, self clear. When write this bit 1 : 1, reset the registers(not vender specific) in MMD3/MMD7. 2, cause software reset in mii register0 bit15. HW Rst 0 SW Rst 0 14:11 Reserved Mode R/O Always 0 HW Rst 0 SW Rst 0 10 Clock_stoppable Mode R/W Not Implemented HW Rst 1 SW Rst Retain 9:0 Reserved Mode R/W Always 0 HW Rst 1 SW Rst Retain |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |