STM32L4A6XG datasheet(48/282 Pages) STMICROELECTRONICS

48 / 282 page

Functional overview

STM32L4A6xG

48/282

DS11584 Rev 8

without having any impact on the timing of “injected” conversions

–

“injected” conversions for precise timing and with high conversion priority

3.25

Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated

analog circuit.

3.26

Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS

sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera

interface can sustain a data transfer rate up to 54 Mbyte/s at 54 MHz. It features:

•

Programmable polarity for the input pixel clock and synchronization signals

•

Parallel data communication can be 8-, 10-, 12- or 14-bit

•

Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2

progressive video, RGB 565 progressive video or compressed data (like JPEG)

•

Supports continuous mode or snapshot (a single frame) mode

•

Capability to automatically crop the image

3.27

Advanced encryption standard hardware accelerator (AES)

The devices embed an AES hardware accelerator can be used to both encipher and

decipher data using AES algorithm.

The AES peripheral supports:

•

Encryption/Decryption using AES Rijndael Block Cipher algorithm

•

NIST FIPS 197 compliant implementation of AES encryption/decryption algorithm

•

128-bit and 256-bit register for storing the encryption, decryption or derivation key (4x

32-bit registers)

•

Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois

Counter Mode (GCM), Galois Message Authentication Code mode (GMAC) and Cipher

Message Authentication Code mode (CMAC) supported.

•

Key scheduler

•

Key derivation for decryption

•

128-bit data block processing

•

128-bit, 256-bit key length

•

1x32-bit INPUT buffer and 1x32-bit OUTPUT buffer.

•

One 128-bit Register for the initialization vector when AES is configured in CBC mode

or for the 32-bit counter initialization when CTR mode is selected, GCM mode or

CMAC mode.

•

Automatic data flow control with support of direct memory access (DMA) using 2

channels, one for incoming data, and one for outcoming data.

•

Suspend a message if another message with a higher priority needs to be processed

STM32L4A6XG Datasheet(PDF) 48 Page - STMicroelectronics

STM32L4A6XG Datasheet(HTML) 48 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL