Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LPC47M14X Datasheet(PDF) 157 Page - SMSC Corporation

Part # LPC47M14X
Description  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X Datasheet(HTML) 157 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 153Page - SMSC Corporation LPC47M14X Datasheet HTML 154Page - SMSC Corporation LPC47M14X Datasheet HTML 155Page - SMSC Corporation LPC47M14X Datasheet HTML 156Page - SMSC Corporation LPC47M14X Datasheet HTML 157Page - SMSC Corporation LPC47M14X Datasheet HTML 158Page - SMSC Corporation LPC47M14X Datasheet HTML 159Page - SMSC Corporation LPC47M14X Datasheet HTML 160Page - SMSC Corporation LPC47M14X Datasheet HTML 161Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 205 page
background image
SMSC DS – LPC47M14X
Page 157
Rev. 03/19/2001
REGISTER
ADDRESS
DESCRIPTION
STATE
Chip Level, SMSC Defined
Device ID -
Hard wired
Default = 0x5F
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
0x20 R
A read only register which provides device
identification. Bits[7:0] = 0x5F when read.
C
Device Rev
Hard wired
= Current Revision
0x21 R
A read only register which provides device revision
information. Bits[7:0] = current revision when read.
C
PowerControl
Default = 0x00
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
0x22 R/W
Bit[0] FDC Power
Bit[1] Reserved
Bit[2] Game Port Power
Bit[3] Parallel Port Power
Bit[4] Serial Port 1 Power
Bit[5] Serial Port 2 Power (Note 1)
Bit[6] Serial Port 3 Power
Bit[7] Reserved
0: Power Off or Disabled
1: Power On or Enabled
C
Power Mgmt
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
0x23 R/W
Bit[0] FDC (see Note in the “FDC Power
Management” section.)
Bit[1] Reserved
Bit[2] Reserved
Bit[3] Parallel Port
Bit[4] Serial Port 1
Bit[5] Serial Port 2
Bit[6] Serial Port 3
Bit[7] Reserved (read as 0)
For each bit above (except Reserved)
= 0
Intelligent Pwr Mgmt off
= 1
Intelligent Pwr Mgmt on
C
OSC
Default = 0x44, on
VCC POR,
VTR POR and
HARD RESET
0x24 R/W
Bit[0] Reserved
Bit [1] PLL Control
= 0
PLL is on (backward Compatible)
= 1
PLL is off
Bits[3:2] OSC
= 01
Osc is on, BRG clock is on.
= 10
Same as above (01) case.
= 00
Osc is on, BRG Clock Enabled.
= 11
Osc is off, BRG clock is disabled.
Bit [5:4] Reserved, set to zero
Bit [6] 16-Bit Address Qualification
= 0
12-Bit Address Qualification
= 1
16-Bit Address Qualification
Note: For normal operation, bit 6 should be set.
Bit[7] Reserved
C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com