| Electronic Components Datasheet Search |
|
LPC47M14X Datasheet(PDF) 160 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M14X Datasheet(HTML) 160 Page - SMSC Corporation |
|
160 / 205 page ![]() SMSC DS – LPC47M14X Page 160 Rev. 03/19/2001 Table 64 – Logical Device Registers LOGICAL DEVICE REGISTER ADDRESS DESCRIPTION STATE Interrupt Select Defaults : 0x70 = 0x00 or 0x06 (Note 3) on VCC POR, VTR POR, HARD RESET and SOFT RESET 0x72 = 0x00, on VCC POR, VTR POR, HARD RESET and SOFT RESET (0x70,0x72) 0x70 is implemented for each logical device. Refer to Interrupt Configuration Register description. Only the keyboard controller uses Interrupt Select register 0x72. Unused register (0x72) will ignore writes and return zero when read. Interrupts default to edge high (ISA compatible). C (0x71,0x73) Reserved - not implemented. These register locations ignore writes and return zero when read. DMA Channel Select Default = 0x02 or 0x04 (Note 4) on VCC POR, VTR POR, HARD RESET and SOFT RESET (0x74,0x75) Only 0x74 is implemented for FDC and Parallel port. 0x75 is not implemented and ignores writes and returns zero when read. Refer to DMA Channel Configuration. C 32-Bit Memory Space Configuration (0x76-0xA8) Reserved - not implemented. These register locations ignore writes and return zero when read. Logical Device (0xA9-0xDF) Reserved - not implemented. These register locations ignore writes and return zero when read. C Logical Device Configuration (0xE0-0xFE) Reserved – Vendor Defined (see SMSC defined Logical Device Configuration Registers). C Reserved 0xFF Reserved C Note 1: A logical device will be active and powered up according to the following equation unless otherwise specified: DEVICE ON (ACTIVE) = (Activate Bit SET or Pwr/Control Bit SET). The Logical device's Activate Bit and its Pwr/Control Bit are linked such that setting or clearing one sets or clears the other. Note 2: If the I/O Base Addr of the logical device is not within the Base I/O range as shown in the Logical Device I/O map, then read or write is not valid and is ignored. Note 3: The default value of the Primary Interrupt Select register for logical device 0 is 0x06. Note 4: The default value of the DMA Channel Select register for logical device 0 (FDD) is 0x02 and for logical device 3 and 5 is 0x04. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |