Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST92195D Datasheet(PDF) 184 Page - STMicroelectronics

Part # ST92195D
Description  48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92195D Datasheet(HTML) 184 Page - STMicroelectronics

Back Button ST92195D Datasheet HTML 180Page - STMicroelectronics ST92195D Datasheet HTML 181Page - STMicroelectronics ST92195D Datasheet HTML 182Page - STMicroelectronics ST92195D Datasheet HTML 183Page - STMicroelectronics ST92195D Datasheet HTML 184Page - STMicroelectronics ST92195D Datasheet HTML 185Page - STMicroelectronics ST92195D Datasheet HTML 186Page - STMicroelectronics ST92195D Datasheet HTML 187Page - STMicroelectronics ST92195D Datasheet HTML 188Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 249 page
background image
184/249
ST92195C/D - TWO-CHANNEL I2C BUS INTERFACE (I2C)
7.10 TWO-CHANNEL I2C BUS INTERFACE (I2C)
7.10.1 Introduction
The I2C Bus Master/Slave Interface supports up to
2 serial I2C buses used for communication with
various external devices. It meets all of the re-
quirements of the I2C bus specification (except ex-
tended 10-bit addressing compatibility for slave
operation and CBUS compatibility).
7.10.1.1 General Features
– Conversion of internal 8-bit parallel data to/from
external I2C bus serial data
– Realtime interrupt generation and handling
– Software selectable operation one of two I2C
buses
– Software selectable acknowledge bit generation
– Internal general reset
– 8-bit data read/write register
– 8-bit control register,
– 8-bit status register,
– Operates by default in slave mode and is auto-
matically switched to master mode by loading the
‘data write’ register when the bus is idle.
7.10.1.2 Master Operation
– 4-bit Frequency Control register to select 1 of 16
clock frequencies for the SCL line ranging from
20 kHz to 800 kHz derived from a 4MHz crystal
clock
– Compatible with standard 7 or extended 10-bit
address protocol
– Handles stretching of SCL bus clock pulses by
slaves without restrictions
– Bus arbitration with arbitration loss detection in
multimaster environment
– Bus error detection
– Optional push-pull bus drive capability for faster
communication
7.10.1.3 Slave Operation
– 7-bit address register (cannot be assigned a 10-
bit address)
– The first SCL clock pulse in every data byte is
stretched until the MCU has finished processing
the previously received byte
– Bus error detection
– Optional general call detection
– Operates optionally as Bus Monitor without inter-
fering in any way with bus traffic
– Setup time for any first transmitted data bit can
be adjusted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com