RM0016 datasheet(282/467 Pages) STMICROELECTRONICS

282 / 467 page

Serial peripheral interface (SPI)

RM0016

282/467

DocID14587 Rev 14

20.4

SPI registers

20.4.1

SPI control register 1 (SPI_CR1)

Address offset: 0x00

Reset value: 0x00

765

432

LSBFIRST

SPE

BR [2:0]

MSTR

CPOL

CPHA

Bit 7 LSBFIRST: Frame format (1)

0: MSB is transmitted first

1: LSB is transmitted first

Bit 6 SPE: SPI enable (2)

0: Peripheral disabled

1: Peripheral enabled

Bits 5:3 BR[2:0]: Baud rate control

000: fMASTER/2

001: fMASTER/4

010: fMASTER/8

011: fMASTER/16

100: fMASTER/32

101: fMASTER/64

110: fMASTER/128

111: fMASTER/256

Note: These bits should not be changed when the communication is ongoing.

Bit 2 MSTR: Master selection (1)

0: Slave configuration

1: Master configuration

Bit1 CPOL: Clock polarity (1)

0: SCK to 0 when idle

1: SCK to 1 when idle

Bit 0 CPHA: Clock phase (1)

0: The first clock transition is the first data capture edge

1: The second clock transition is the first data capture edge

1. This bit should not be changed when the communication is ongoing.

2. When disabling the SPI, follow the procedure described in Section 20.3.8: Disabling the SPI on page 277

RM0016 Datasheet(PDF) 282 Page - STMicroelectronics

RM0016 Datasheet(HTML) 282 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL