PLM393LVDR datasheet(19/29 Pages) TI1

19 / 29 page

100 NŸ

10 NŸ

51 NŸ

10 0Ÿ

10 NŸ

10 0Ÿ

10 NŸ

10 0Ÿ

51 NŸ

100 NŸ

Input

Gating

Signal

VIN

Open

Drain

Output

+VLOGIC2

RPU

+VLOGIC3

RPU

+VLOGIC1

RPU

RPU not required if using

push-pull output devices

t0 t1

LM393LV-Q1

www.ti.com

SNOSDB3 – JUNE 2020

Product Folder Links: LM393LV-Q1

Submit Documentation Feedback

Typical Applications (continued)

Figure 14. Time Delay Generator

Consider the case of VIN = 0. The output of comparator 4 is also at ground, "shorting" the capacitor and holding it

at 0V. This implies that the outputs of comparators 1, 2, and 3 are also at 0V. When an input signal is applied,

the output of open drain comparator 4 goes High-Z and C charges exponentially through R. This is indicated in

the graph. The output voltages of comparators 1, 2, and 3 switch to the high state in sequence when VC rises

above the reference voltages V1, V2 and V3. A small amount of hysteresis has been provided by the 10 kΩ and

10 MΩ resistors to insure fast switching when the RC time constant is chosen to give long delay times. A good

starting point is R = 100 kΩ and C = 0.01 µF to 1 µF.

All outputs will immediately go low when VIN falls to 0V, due to the comparator output going low and immediately

discharging the capacitor.

Comparator 4 must be a open-drain type output (TLV902x), whereas comparators 1 though 3 may be either open

drain or push-pull output, depending on system requirements. RPU is not required for push-pull output devices.

10.2.5 Logic Level Shifter

The output is the uncommitted drain of the output transistor. Many open-drain outputs can be tied together to

provide an output OR'ing function if desired.

PLM393LVDR Datasheet(PDF) 19 Page - Texas Instruments

PLM393LVDR Datasheet(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL