Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

EKTF6708 Datasheet(PDF) 119 Page - ELAN Microelectronics Corp

Part # EKTF6708
Description  8-Bit Microcontroller
PDF  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMC [ELAN Microelectronics Corp]
Direct Link  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

EKTF6708 Datasheet(HTML) 119 Page - ELAN Microelectronics Corp

Back Button EKTF6708 Datasheet HTML 115Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 116Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 117Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 118Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 119Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 120Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 121Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 122Page - ELAN Microelectronics Corp EKTF6708 Datasheet HTML 123Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 158 page
background image
eKTF6708
8-Bit Microcontroller
IC Product Specification (V1.2) 03.12.2020
 109
(This specification is subject to change without prior notice)
Program the same clock rate and clock edge to latch on both Master and Slave devices.
The byte received will update the transmitted byte.
The RBF will be set as the SPI operation is completed.
Timing is shown in Figures 6-10a and 6-10b below.
P52/SO:
Serial Data Out
Transmit sequentially; the Most Significant Bit (MSB) first, Least Significant Bit (LSB)
last.
Program the same clock rate and clock edge to latch on both the Master and Slave
devices.
The received byte will update the transmitted byte.
The CES bit is reset, as the SPI operation is completed.
Timing is shown in Figures 6-10a and 6-10b.
P53/SCK:
Serial Clock
Generated by a Master device
Synchronize the data communication on both the SI and SO pins.
The CES is used to select the edge to communicate.
The SBR0~SBR2 is used to determine the baud rate of communication.
The CES, SBR0, SBR1, and SBR2 bits have no effect in Slave mode.
Timing is shown in Figures 6-10a and 6-10b.
P50//SS:
Slave Select; negative logic.
Generated by a Master device to indicate the Slave(s) has to receive data.
Go low before the first cycle of SCK occurs, and remain low until the last (8th) cycle is
completed
Ignore the data on the SI and SO pins when /SS is high, because SO is no longer driven
Timing is shown in Figures 6-10a and 6-10b.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com