Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DM8108 Datasheet(PDF) 9 Page - List of Unclassifed Manufacturers

Part # DM8108
Description  8 port 10/100M Fast Ethernet Switching Controller
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

DM8108 Datasheet(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button DM8108 Datasheet HTML 5Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 6Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 7Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 8Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 9Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 10Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 11Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 12Page - List of Unclassifed Manufacturers DM8108 Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 35 page
background image
DM8108
8 port 10/100M Fast Ethernet Switching Controller
Preliminary
9
Version: DM8108-DS-P02
November 25, 1999
99 – 96
RXD5(3:0)
I
Receive data for port 5; synchronous to RXCLK5.
115 - 112
RXD6(3:0)
I
Receive data for port 6; synchronous to RXCLK6.
137 - 128
RXD7(3:0)
I
Receive data for port 7; synchronous to RXCLK7.
127,111,95,79,
60,44,28,12
RXCLK(7:0)
I
Receive clock for port 7 – 0; synchronous to RXD, RXDV,RXER; has
same clock rate as TXCLK.
124,108,92,76,
57,41,25,9
RXDV(7:0)
I
Receive data valid indication for port 7 – 0.
123,107,91,75,
56,40,24,8
RXER(7:0)
I
Receive data error indication for port 7 – 0.
126,110,94,78,
59,43,27,11
CRS(7:0)
I
Carrier sense; active high. Indicates that either the transmit or
receive medium is not Idle. CRS is not synchronous to any clock.
125,109,93,77,
58,42,26,10
COL(7:0)
I
Collision Detect; active high. Indicates a collision has been detected
on the wire.
This input is ignored during full duplex operation and in the half duplex
mode while TXEN of the same port is low.
72
MDCLK
I/O
Serial MII management interface clock signal: 1MHz clock for MDIO
data reference. Connected to all PHY ports; It is an input pin if the
device # is not 0 in SDRAM mode; else, it is an output pin.
73
MDIO
I/O
Serial MII management interface data; this bi-direction line is used to
transfer control Information and status between the PHY and the
DM8108. It conforms to the IEEE-802.3 specifications.
This signal may be connected to the PHY devices of all ports.
Pulled down if not used.
Miscellaneous Interface pins
Pin No.
Pin Name
I/O
Description
175
SCLK
I
Memory clock: used by the DRAM state machine.
5
RST*
I
Reset signal for the chip.
6
TESTEN*
I
Test pin to enable test functions
Power pins
Pin No.
Pin Name
I/O
Description
23,55,90,122,
156,185,198
VCC
Power
Connected to 3.3V Power plane
1,7,39,71,74,
106,138,147,
165,174,176,
181,190,196,
203
GND
Ground
Connected to Ground plane



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com