Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32G031F6 Datasheet(PDF) 51 Page - STMicroelectronics

Part # STM32G031F6
Description  Arm® Cortex®-M0 32-bit MCU, up to 64 KB Flash, 8 KB RAM, 2x USART, timers, ADC, comm. I/Fs, 1.7-3.6V
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G031F6 Datasheet(HTML) 51 Page - STMicroelectronics

Back Button STM32G031F6 Datasheet HTML 47Page - STMicroelectronics STM32G031F6 Datasheet HTML 48Page - STMicroelectronics STM32G031F6 Datasheet HTML 49Page - STMicroelectronics STM32G031F6 Datasheet HTML 50Page - STMicroelectronics STM32G031F6 Datasheet HTML 51Page - STMicroelectronics STM32G031F6 Datasheet HTML 52Page - STMicroelectronics STM32G031F6 Datasheet HTML 53Page - STMicroelectronics STM32G031F6 Datasheet HTML 54Page - STMicroelectronics STM32G031F6 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 117 page
background image
DS12992 Rev 2
51/117
STM32G031x4/x6/x8
Electrical characteristics
92
Table 26. Typical current consumption in Run and Low-power run modes,
depending on code executed
Symbol
Parameter
Conditions
Typ
Unit
Typ
Unit
General
Code
Fetch
from(1)
25 °C
25 °C
IDD(Run)
Supply
current in
Run mode
Range 1;
fHCLK = fPLLRCLK =
64 MHz;
(2)
Reduced code(3)
Flash
memory
5.4
mA
84
uA/MHz
Coremark
5.2
81
Dhrystone 2.1
5.3
82
Fibonacci
4.3
67
While(1) loop
4.0
62
Reduced code(3)
SRAM
4.4
69
Coremark
5.6
88
Dhrystone 2.1
5.6
88
Fibonacci
4.3
67
While(1) loop
4.0
63
Range 2;
fHCLK = fHSI16 =
16 MHz,
PLL disabled,
(2)
Reduced code(3)
Flash
memory
1.6
100
Coremark
1.5
81
Dhrystone 2.1
1.5
81
Fibonacci
1.1
66
While(1) loop
1.0
59
Reduced code(3)
SRAM
1.3
78
Coremark
1.4
88
Dhrystone 2.1
1.4
88
Fibonacci
1.0
63
While(1) loop
1.0
60
IDD(LPRun)
Supply
current in
Low-power
run mode
fHCLK = fHSI16/8 =
2 MHz;
PLL disabled,
(2)
Reduced code(3)
Flash
memory
345
uA
173
uA/MHz
Coremark
400
200
Dhrystone 2.1
400
200
Fibonacci
365
183
While(1) loop
415
208
Reduced code(3)
SRAM
225
113
Coremark
515
258
Dhrystone 2.1
515
258
Fibonacci
295
148
While(1) loop
290
145
1. Prefetch and cache enabled when fetching from Flash. Code compiled with high optimization for space in SRAM.
2. VDD = 3.3 V, all peripherals disabled, cache enabled, prefetch disabled for execution in Flash and enabled in SRAM
3. Reduced code used for characterization results provided in Table 25.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com