ISOS141FDBQTSEP datasheet(13/40 Pages) TI

13 / 40 page

6.16 Switching Characteristics—3.3-V Supply

VCC1 = VCC2 = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

See Figure 8-1

PWD

Pulse width distortion(1) |tPHL – tPLH|

tsk(o)

Channel-to-channel output skew time(2)

Same-direction channels

4.1

tsk(pp)

Part-to-part skew time(3)

4.5

Output signal rise time

See Figure 8-1

1.3

Output signal fall time

1.3

tPHZ

Disable propagation delay, high-to-high impedance output

See Figure 8-2

tPLZ

Disable propagation delay, low-to-high impedance output

tPZH

Enable propagation delay, high impedance-to-high output for

ISOS141 with F suffix

3.2

8.5

µs

tPZL

Enable propagation delay, high impedance-to-low output for

ISOS141 with F suffix

tDO

Default output delay time from input power loss

Measured from the time VCC goes

below 1.7V. See Figure 8-3

0.1

0.3

µs

tie

Time interval error

216 – 1 PRBS data at 100 Mbps

0.9

(1)

Also known as pulse skew.

(2)

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same

direction while driving identical loads.

(3)

tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same

direction while operating at identical supply voltages, temperature, input signals and loads.

www.ti.com

ISOS141-SEP

SLLSFN1 – MAY 2021

Submit Document Feedback

Product Folder Links: ISOS141-SEP

ISOS141FDBQTSEP Datasheet(PDF) 13 Page - Texas Instruments

ISOS141FDBQTSEP Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL