Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC5602PEF0MLL4R Datasheet(PDF) 55 Page - NXP Semiconductors

Part # MPC5602PEF0MLL4R
Description  MPC5602P Microcontroller Data Sheet
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC5602PEF0MLL4R Datasheet(HTML) 55 Page - NXP Semiconductors

Back Button MPC5602PEF0MLL4R Datasheet HTML 51Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 52Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 53Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 54Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 55Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 56Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 57Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 58Page - NXP Semiconductors MPC5602PEF0MLL4R Datasheet HTML 59Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 95 page
background image
MPC5602P Microcontroller Data Sheet, Rev. 6
Freescale Semiconductor
55
3.12
FMPLL electrical characteristics
Table 25. Input clock characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max
fOSC
SR Oscillator frequency
4
—
40
MHz
fCLK
SR Frequency in bypass
—
—
64
MHz
trCLK
SR Rise/fall time in bypass
—
—
1
ns
tDC
SR Duty cycle
47.5
50
52.5
%
Table 26. FMPLL electrical characteristics
Symbol
C
Parameter
Conditions1
1 VDD_LV_CORx = 1.2 V ±10%; VSS = 0 V; TA = –40 to 125 °C, unless otherwise specified
Value
Unit
Min
Max
fref_crystal
fref_ext
D PLL reference frequency range2
2 Considering operation with PLL not bypassed.
Crystal reference
4
40
MHz
fPLLIN
D Phase detector input frequency range
(after pre-divider)
—4
16
MHz
fFMPLLOUT
D Clock frequency range in normal mode
—
16
64
MHz
fFREE
P Free-running frequency
Measured using clock
division—typically /16
20
150
MHz
tCYC
D System clock period
—
—
1 / fSYS
ns
fLORL
D Loss of reference frequency window3
3 “Loss of Reference Frequency” window is the reference frequency range outside of which the PLL is in self clocked
mode.
Lower limit
1.6
3.7
MHz
fLORH
D
Upper limit
24
56
fSCM
D Self-clocked mode frequency4,5
—
20
150
MHz
CJITTER
T CLKOUT period
jitter6,7,8,9
Short-term jitter10
fSYS maximum
44
% fCLKOUT
Long-term jitter
(average over 2 ms
interval)
fPLLIN =16MHz
(resonator), fPLLCLK at
64 MHz, 4000 cycles
—10
ns
tlpll
D PLL lock time11, 12
—
—
200
µs
tdc
D Duty cycle of reference
—
40
60
%
fLCK
D Frequency LOCK range
—
66
% fSYS
fUL
D Frequency un-LOCK range
—
18
18
% fSYS
fCS
D Modulation depth
Center spread
±0.25
±4.013
%fSYS
fDS
D
Down spread
0.5
8.0
fMOD
D Modulation frequency14
—
—
70
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com