A7102CLTK2SLASHT0BC2XR datasheet(23/24 Pages) NXP

23 / 24 page

485030

All information provided in this document is subject to legal disclaimers.

Product short data sheet

COMPANY PUBLIC

Rev. 3.1 — 24 September 2020

485031

23 of 24

continued >>

NXP Semiconductors

A71CL

Plug & Trust Secure Element for Alibaba Cloud

19. Tables

Table 1.

A71CL commercial name format . . . . . . . . . . . .2

Table 2.

Ordering information . . . . . . . . . . . . . . . . . . . . . .6

Table 3.

A71CL feature table . . . . . . . . . . . . . . . . . . . . . .6

Table 4.

I2C address. . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

Table 5.

Pin description HVSON8 . . . . . . . . . . . . . . . . . .9

Table 6.

Reel packing options . . . . . . . . . . . . . . . . . . . . 11

Table 7.

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . . 11

Table 8.

Recommended operating conditions . . . . . . . .12

Table 9.

Electrical DC characteristics of I2C_SCL,

I2C_SDA and RST_N . . . . . . . . . . . . . . . . . . .13

Table 10. Electrical characteristics of IC supply voltage VDD;

VSS = 0 V; Tamb = -40 to +90 °C . . . . . . . . . . .15

Table 11. Electrical characteristics of IC supply voltage VDD;

VSS = 0 V; Tamb = -40 to +90 °C . . . . . . . . . . . 16

Table 12. Non-volatile memory timing characteristics;

VDD = 1.8 V ± 10% or 3 V ± 10% V; VSS = 0 V;

Tamb = -40 to 90 °C . . . . . . . . . . . . . . . . . . . . . 16

Table 13. Electrical AC characteristics of I2C_SDA,

I2C_SCL, and RST_N[1];

VDD = 1.8 V ± 10% or 3 V ± 10% V; VSS = 0 V;

Tamb = -40 to 90 °C . . . . . . . . . . . . . . . . . . . . . 16

Table 14. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 18

Table 15. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 20

20. Figures

Fig 1.

A71CL block diagram. . . . . . . . . . . . . . . . . . . . . . .1

Fig 2.

A71CL functional diagram - example Open SSL . .7

Fig 3.

Pin configuration for HVSON-8 (SOT909-1) . . . . .9

Fig 4.

Package outline SOT909-1 . . . . . . . . . . . . . . . . .10

Fig 5.

Recommended operating conditions over voltage

range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

Fig 6.

Input characteristic of RST_N . . . . . . . . . . . . . . . 14

Fig 7.

External clock drive and AC test timing reference

points of I2C_SDA, I2C_SCL, and RST_N (see

Table note [3] and Table note [4]) in open drain

mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

21. Contents

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

General description . . . . . . . . . . . . . . . . . . . . . . 2

2.1

A71CL naming conventions . . . . . . . . . . . . . . . 2

2.2

I2C interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

2.3

Security licensing . . . . . . . . . . . . . . . . . . . . . . . 2

Features and benefits . . . . . . . . . . . . . . . . . . . . 3

3.1

Key benefits . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

3.2

Security features. . . . . . . . . . . . . . . . . . . . . . . . 3

3.3

Cryptography features . . . . . . . . . . . . . . . . . . . 3

3.4

Functional features . . . . . . . . . . . . . . . . . . . . . . 4

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

4.1

Use Cases and target applications . . . . . . . . . . 5

Ordering information . . . . . . . . . . . . . . . . . . . . . 6

5.1

Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 6

5.1.1

Ordering A71CL samples . . . . . . . . . . . . . . . . . 6

Functional description . . . . . . . . . . . . . . . . . . . 7

6.1

Functional diagram . . . . . . . . . . . . . . . . . . . . . . 7

6.2

I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

6.3

Automatic Communication Mode detection at

Power on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

6.4

Power-saving modes . . . . . . . . . . . . . . . . . . . . 8

6.4.1

SLEEP mode . . . . . . . . . . . . . . . . . . . . . . . . . . 8

6.4.2

DEEP SLEEP mode. . . . . . . . . . . . . . . . . . . . . 8

Pinning information . . . . . . . . . . . . . . . . . . . . . 9

7.1

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

7.1.1

Pinning HVSON8 . . . . . . . . . . . . . . . . . . . . . . . 9

Package outline. . . . . . . . . . . . . . . . . . . . . . . . 10

Packing information . . . . . . . . . . . . . . . . . . . . . 11

9.1

Reel packing . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Electrical and timing characteristics. . . . . . . . 11

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . . 11

Recommended operating conditions . . . . . . 12

Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 13

13.1

DC characteristics . . . . . . . . . . . . . . . . . . . . . 13

13.1.1

General and I2C I/O interface . . . . . . . . . . . . 13

13.1.2

I2C interface at 3V3 mode operation[1] . . . . . 15

13.1.3

I2C interface at 1V8 mode operation[1] . . . . . 16

13.2

AC characteristics . . . . . . . . . . . . . . . . . . . . . 16

13.3

EMC/EMI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 18

References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

A7102CLTK2/T0BC2XR Datasheet(PDF) 23 Page - NXP Semiconductors

A7102CLTK2/T0BC2XR Datasheet(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL