Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADE9153A Datasheet(PDF) 35 Page - Analog Devices

Part # ADE9153A
Description  Energy Metering IC with Autocalibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE9153A Datasheet(HTML) 35 Page - Analog Devices

Back Button ADE9153A Datasheet HTML 31Page - Analog Devices ADE9153A Datasheet HTML 32Page - Analog Devices ADE9153A Datasheet HTML 33Page - Analog Devices ADE9153A Datasheet HTML 34Page - Analog Devices ADE9153A Datasheet HTML 35Page - Analog Devices ADE9153A Datasheet HTML 36Page - Analog Devices ADE9153A Datasheet HTML 37Page - Analog Devices ADE9153A Datasheet HTML 38Page - Analog Devices ADE9153A Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 50 page
background image
Data Sheet
ADE9153A
Rev. 0 | Page 35 of 50
Address
Name
Description
Length
(Bits)
Reset
Access
0x4B0
EP_CFG
Energy and power accumulation configuration.
16
0x0000
R/W
0x4B1
PWR_TIME
Power update time configuration.
16
0x00FF
R/W
0x4B2
EGY_TIME
Energy accumulation update time configuration.
16
0x00FF
R/W
0x4B4
CRC_FORCE
This register forces an update of the CRC of configuration registers.
16
0x0000
W
0x4B6
TEMP_CFG
Temperature sensor configuration register.
16
0x0000
R/W
0x4B7
TEMP_RSLT
Temperature measurement result.
16
0x0000
R
0x4B9
AI_PGAGAIN
This register configures the PGA gain for Current Channel A.
16
0x0000
R/W
0x4BF
WR_LOCK
This register enables the configuration lock feature.
16
0x0000
R/W
0x4C0
MS_STATUS_IRQ
The Tier 2 status register for the autocalibration mSure system
related interrupts. Any bit set in this register causes the
corresponding bit in the status register to be set. This register is
cleared on a read and all bits are reset. If a new status bit arrives
on the same clock on which the read occurs, the new status bit
remains set; in this way, no status bit is missed.
16
0x0000
R
0x4C1
EVENT_STATUS
Tier 2 status register for power quality event related interrupts.
See the MS_STATUS_IRQ description.
16
0x0000
R
0x4C2
CHIP_STATUS
Tier 2 status register for chip error related interrupts. See the
MS_STATUS_IRQ description.
16
0x0000
R
0x4DC
UART_BAUD_SWITCH
This register switches the UART Baud rate between 4800 Baud
and 115,200 Baud. Writing a value of 0x0052 sets the Baud rate to
115,200 Baud; any other value maintains a Baud rate of 4800.
16
0x0000
W
0x4FE
Version
Version of the ADE9153B IC.
16
0x0000
R
0x600
AI_WAV_1
SPI burst read accessible registers organized functionally. See AI_WAV.
32
0x00000000
R
0x601
AV_WAV_1
SPI burst read accessible registers organized functionally. See
AV_WAV.
32
0x00000000
R
0x602
BI_WAV_1
SPI burst read accessible registers organized functionally. See BI_WAV.
32
0x00000000
R
0x604
AIRMS_1
SPI burst read accessible registers organized functionally. See AIRMS.
32
0x00000000
R
0x605
BIRMS_1
SPI burst read accessible registers organized functionally. See BIRMS.
32
0x00000000
R
0x606
AVRMS_1
SPI burst read accessible registers organized functionally. See AVRMS.
32
0x00000000
R
0x608
AWATT_1
SPI burst read accessible registers organized functionally. See AWATT.
32
0x00000000
R
0x60A
AFVAR_1
SPI burst read accessible registers organized functionally. See AFVAR.
32
0x00000000
R
0x60C
AVA_1
SPI burst read accessible registers organized functionally. See AVA.
32
0x00000000
R
0x60E
APF_1
SPI burst read accessible registers organized functionally. See APF.
32
0x00000000
R
0x610
AI_WAV_2
SPI burst read accessible registers organized by phase. See AI_WAV.
32
0x00000000
R
0x611
AV_WAV_2
SPI burst read accessible registers organized by phase. See AV_WAV.
32
0x00000000
R
0x612
AIRMS_2
SPI burst read accessible registers organized by phase. See AIRMS.
32
0x00000000
R
0x613
AVRMS_2
SPI burst read accessible registers organized by phase. See AVRMS.
32
0x00000000
R
0x614
AWATT_2
SPI burst read accessible registers organized by phase. See AWATT.
32
0x00000000
R
0x615
AVA_2
SPI burst read accessible registers organized by phase. See AVA.
32
0x00000000
R
0x616
AFVAR_2
SPI burst read accessible registers organized by phase. See AFVAR.
32
0x00000000
R
0x617
APF_2
SPI burst read accessible registers organized by phase. See APF.
32
0x00000000
R
0x618
BI_WAV_2
SPI burst read accessible registers organized by phase. See BI_WAV.
32
0x00000000
R
0x61A
BIRMS_2
SPI burst read accessible registers organized by phase. See BIRMS.
32
0x00000000
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com