SH7041A datasheet(347/923 Pages) RENESAS

347 / 923 page

309

12.2.5

Timer Status Register (TSR)

The timer status register (TSR) is an 8-bit register that indicates the status of each channel. The

MTU has five TSR registers, one each for channel. TSR is initialized to H'C0 by a power-on reset

or by standby mode. This register is not initialized by a manual reset.

Channel 0: TSR0:

Bit:

—

TCFV

TGFD

TGFC

TGFB

TGFA

Initial value:

R/W:

R/(W)*

Note: * Only 0 writes to clear the flags are possible.

Channels 1, 2: TSR1, TSR2:

Bit:

TCFD

—

TCFU

TCFV

—

TGFB

TGFA

Initial value:

R/W:

R/(W)*

Note: * Only 0 writes to clear the flags are possible.

Channels 3, 4: TSR3, TSR4:

Bit:

TCFD

—

TCFV

TGFD

TGFC

TGFB

TGFA

Initial value:

R/W:

R/(W)*

Note: * Only 0 writes to clear the flags are possible.

• Bit 7—Count Direction Flag (TCFD): This status flag indicates the count direction of the

channel 1, 2, 3, 4 TCNT counters.

This bit is reserved in channel 0. This bit always reads as 1. The write value should always be

Bit 7: TCFD

Description

TCNT counts down

TCNT counts up (initial value)

• Bit 6—Reserved: This bit always reads as 1. The write value should always be 1.

SH7041A Datasheet(PDF) 347 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 347 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL