Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 483 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 483 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 479Page - Renesas Technology Corp SH7041A Datasheet HTML 480Page - Renesas Technology Corp SH7041A Datasheet HTML 481Page - Renesas Technology Corp SH7041A Datasheet HTML 482Page - Renesas Technology Corp SH7041A Datasheet HTML 483Page - Renesas Technology Corp SH7041A Datasheet HTML 484Page - Renesas Technology Corp SH7041A Datasheet HTML 485Page - Renesas Technology Corp SH7041A Datasheet HTML 486Page - Renesas Technology Corp SH7041A Datasheet HTML 487Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 483 / 923 page
background image
445
12.9.3
Pin Configuration
Table 12.18 shows the POE pins.
Table 12.18 Pin Configuration
Name
Abbreviation
I/O
Description
Port output enable input pins
POE0–POE3
Input
Input request signals to make high-
current pins high-impedance state
Table 12.19 shows output-level comparisons with pin combinations.
Table 12.19 Output Level Comparisons
Pin Combination
I/O
Description
PE09/TIOC3B and
PE11/TIOC3D
Output
All high-current pins are made high-impedance
state when the pins simultaneously output low-level
for longer than 1 cycle.
PE12/TIOC4A and
PE14/TIOC4C/DACK0/
AH
Output
All high-current pins are made high-impedance
state when the pins simultaneously output low-level
for longer than 1 cycle.
PE13/TIOC4B/
MRES and
PE15/TIOC4D/DACK1/
IRQOUT
Output
All high-current pins are made high-impedance
state when the pins simultaneously output low-level
for longer than 1 cycle.
12.9.4
Register Configuration
The POE has the two registers shown in table 12.20. The input level control/status register (ICSR)
controls both
POE0–POE3 pin input signal detection and interrupts. The output level
control/status register (OCSR) controls both the enable/disable of output comparison and
interrupts.
Table 12.20 Input Level Control/Status Register Configuration
Name
Abbreviation R/W
Initial Value
Address
Access Size
Input level control/status
register
ICSR
R/(W)*
1
H'0000
H'FFFF83C0
H'FFFF83C1
8, 16, 32
Output level
control/status register
OCSR
R/(W)*
2
H'0000
H'FFFF83C2
H'FFFF83C3
8, 16, 32
Notes: *1 Only 0 writes to bits 15–12 are possible to clear the flags.
*2 Only 0 writes to bits 15 are possible to clear the flags.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com