Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 320 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 320 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 316Page - Renesas Technology Corp SH7041A Datasheet HTML 317Page - Renesas Technology Corp SH7041A Datasheet HTML 318Page - Renesas Technology Corp SH7041A Datasheet HTML 319Page - Renesas Technology Corp SH7041A Datasheet HTML 320Page - Renesas Technology Corp SH7041A Datasheet HTML 321Page - Renesas Technology Corp SH7041A Datasheet HTML 322Page - Renesas Technology Corp SH7041A Datasheet HTML 323Page - Renesas Technology Corp SH7041A Datasheet HTML 324Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 923 page
background image
282
Table 12.3
Register Configuration (cont)
Chan-
nel
Name
Abbrevi-
ation
R/W
Initial
Value
Address
Access Size
(Bits) *
1
4 (cont) Timer counter 4
TCNT4
R/W*
3
H'0000
H'FFFF8212
16, 32
General register 4A
TGR4A
R/W*
3
H'FFFF
H'FFFF821C
General register 4B
TGR4B
R/W*
3
H'FFFF
H'FFFF821E
General register 4C
TGR4C
R/W
H'FFFF
H'FFFF8228
16, 32
General register 4D
TGR4D
R/W
H'FFFF
H'FFFF822A
3 and 4 Timer output master enable
register
TOER
R/W*
3
H'C0
H'FFFF820A
8, 16, 32
Timer output control register TOCR
R/W*
3
H'00
H'FFFF820B
Timer gate control register
TGCR
R/W*
3
H'80
H'FFFF820D
Timer cycle data register
TCDR
R/W*
3
H'FFFF
H'FFFF8214
16, 32
Timer dead time data
register
TDDR
R/W*
3
H'FFFF
H'FFFF8216
Timer subcounter
TCNTS
R
H'0000
H'FFFF8220
16, 32
Timer cycle buffer register
TCBR
R/W
H'FFFF
H'FFFF8222
Notes: *1 16-bit registers (TCNT, TGR) cannot be read or written in 8-bit units.
*2 Write 0 to clear flags.
*3 If the MTURWE bit of bus control register 1 (BCR) in the bus state controller (BSC) is 0
cleared, access becomes impossible (undefined read/write disabled).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com