MPC8560CPX667JC datasheet(50/108 Pages) NXP

50 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

Freescale Semiconductor

JTAG

10 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the

MPC8560.

Table 39 provides the JTAG AC timing specifications as defined in Figure 32 through Figure 35.

Table 39. JTAG AC Timing Specifications (Independent of SYSCLK) 1

At recommended operating conditions (see Table 2).

Parameter

Symbol 2

Min

Max

Unit

Notes

JTAG external clock frequency of operation

fJTG

33.3

MHz

—

JTAG external clock cycle time

t JTG

—

JTAG external clock pulse width measured at 1.4 V

tJTKHKL

—

JTAG external clock rise and fall times

tJTGR & tJTGF

TRST assert time

tTRST

—

Input setup times:

Boundary-scan data

TMS, TDI

tJTDVKH

tJTIVKH

—

Input hold times:

Boundary-scan data

TMS, TDI

tJTDXKH

tJTIXKH

—

Valid times:

Boundary-scan data

TDO

tJTKLDV

tJTKLOV

Output hold times:

Boundary-scan data

TDO

tJTKLDX

tJTKLOX

—ns

JTAG external clock to output high impedance:

Boundary-scan data

TDO

tJTKLDZ

tJTKLOZ

5, 6

Notes:

1.All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal in

question. The output timings are measured at the pins. All output timings assume a purely resistive 50-

Ω load

(see Figure 31). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2.The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tJTDVKH symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state

(V) relative to the tJTG clock reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG

timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the tJTG clock reference (K)

going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three

letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with

the appropriate letter: R (rise) or F (fall).

3.TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4.Non-JTAG signal input timing with respect to tTCLK.

5.Non-JTAG signal output timing with respect to tTCLK.

6.Guaranteed by design.

MPC8560CPX667JC Datasheet(PDF) 50 Page - NXP Semiconductors

MPC8560CPX667JC Datasheet(HTML) 50 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL