STM32H750VB datasheet(136/335 Pages) STMICROELECTRONICS

136 / 335 page

Electrical characteristics (rev Y)

STM32H750VB STM32H750ZB STM32H750IB STM32H750XB

136/334

DS12556 Rev 5

6.3.16

NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up

resistor, RPU (see Table 58: I/O static characteristics).

Unless otherwise specified, the parameters given in Table 63 are derived from tests

performed under the ambient temperature and VDD supply voltage conditions summarized

in Table 22: General operating conditions.

Figure 19. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 58. Otherwise the reset is not taken into account by the device.

Table 63. NRST pin characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

RPU(2)

Weak pull-up equivalent

resistor(1)

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution

to the series resistance must be minimum

(~10% order)

VIN = VSS

VF(NRST)(2)

2. Guaranteed by design.

NRST Input filtered pulse

1.71 V < VDD < 3.6 V

VNF(NRST)(2) NRST Input not filtered pulse

1.71 V < VDD < 3.6 V

300

1.62 V < VDD < 3.6 V

1000

ai14132d

STM32

RPU

NRST(2)

VDD

Filter

Internal Reset

0.1 μF

External

reset circuit (1)

STM32H750VB Datasheet(PDF) 136 Page - STMicroelectronics

STM32H750VB Datasheet(HTML) 136 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL