Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMUX7308FRRPR Datasheet(PDF) 38 Page - Texas Instruments

Click here to check the latest version.
Part # TMUX7308FRRPR
Description  TMUX730xF 짹60-V Fault-Protected, 8:1 and Dual 4:1 Multiplexers with Latch-Up Immunity and 1.8-V Logic
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMUX7308FRRPR Datasheet(HTML) 38 Page - Texas Instruments

Back Button TMUX7308FRRPR Datasheet HTML 34Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 35Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 36Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 37Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 38Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 39Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 40Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 41Page - Texas Instruments TMUX7308FRRPR Datasheet HTML 42Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 54 page
background image
9.4.2 Fault Mode
The TMUX7308F and TMUX7309F enter into the Fault mode when any of the input signals on the source
(Sx) pins exceed VDD or VSS by a threshold voltage VT. Under the overvoltage condition, the switch input
experiencing the fault automatically turns OFF regardless of the logic status, and the source pin becomes high
impedance with a negligible amount of leakage current flowing through the switch. When the fault channel is
selected by the logic control, the drain pin (D or Dx) is pulled to the supply that was exceeded through a 40 kΩ
internal resistor.
The overvoltage protection is provided only for the source (Sx) input pins. The drain (D or Dx) pin, if used as a
signal input, must stay in between VDD and VSS at all times since no overvoltage protection is implemented on
the drain pin.
9.4.3 Truth Tables
Table 9-1 shows the truth tables for the TMUX7308F.
Table 9-1. TMUX7308F Truth Table
EN
A2
A1
A0
Selected Source Connected to Drain Pin
(D)
0
X(1)
X(1)
X(1)
All sources are off (HI-Z)
1
0
0
0
S1
1
0
0
1
S2
1
0
1
0
S3
1
0
1
1
S4
1
1
0
0
S5
1
1
0
1
S6
1
1
1
0
S7
1
1
1
1
S8
(1)
"X" means "do not care."
Table 9-2 shows the truth tables for the TMUX7309F.
Table 9-2. TMUX7309F Truth Table
EN
A1
A0
Selected Source Connected to Drain Pins (DA, DB)
0
X(1)
X(1)
All sources are off (HI-Z)
1
0
0
S1A and S1B
1
0
1
S2A and S2B
1
1
0
S3A and S3B
1
1
1
S4A and S4B
(1)
"X" means "do not care."
If unused, Ax pins must be tied to GND in order to ensure the device does not consume additional current as
highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or Dx) should be
connected to GND.
TMUX7308F, TMUX7309F
SCDS403B – FEBRUARY 2021 – REVISED DECEMBER 2021
www.ti.com
38
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TMUX7308F TMUX7309F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com