Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F730V8 Datasheet(PDF) 155 Page - STMicroelectronics

Part # STM32F730V8
Description  Arm® Cortex®-M7 32b MCUFPU, 462DMIPS, 64KB Flash /256164KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F730V8 Datasheet(HTML) 155 Page - STMicroelectronics

Back Button STM32F730V8 Datasheet HTML 151Page - STMicroelectronics STM32F730V8 Datasheet HTML 152Page - STMicroelectronics STM32F730V8 Datasheet HTML 153Page - STMicroelectronics STM32F730V8 Datasheet HTML 154Page - STMicroelectronics STM32F730V8 Datasheet HTML 155Page - STMicroelectronics STM32F730V8 Datasheet HTML 156Page - STMicroelectronics STM32F730V8 Datasheet HTML 157Page - STMicroelectronics STM32F730V8 Datasheet HTML 158Page - STMicroelectronics STM32F730V8 Datasheet HTML 159Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 202 page
background image
DS12536 Rev 2
155/202
STM32F730x8
Electrical characteristics
185
SAI characteristics
Unless otherwise specified, the parameters given in Table 83 for SAI are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 16, with the following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 10
•
Capacitive load C=30 pF
•
Measurement points are performed at CMOS levels: 0.5VDD
Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate
function characteristics (SCK,SD,WS).
Table 83. SAI characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCKL
SAI Main clock output
-
256x8K
256xFs
MHz
FCK
SAI clock frequency(2)
Master data: 32 bits
-
128xFs(3)
Slave data: 32 bits
-
128xFs(3)
tv(FS)
FS valid time
Master mode
2.7≤VDD≤3.6V
-18
ns
Master mode
1.71≤VDD≤3.6V
-20
tsu(FS)
FS setup time
Slave mode
1
-
th(FS)
FS hold time
Master mode
7
-
Slave mode
0.5
-
tsu(SD_A_MR)
Data input setup time
Master receiver
1
-
tsu(SD_B_SR)
Slave receiver
2.5
-
th(SD_A_MR)
Data input hold time
Master receiver
3.5
-
th(SD_B_SR)
Slave receiver
0.5
-
tv(SD_B_MT)
Data output valid time
Slave transmitter (after enable edge)
2.7≤VDD≤3.6V
-11
Slave transmitter (after enable edge)
1.71≤VDD≤3.6V
-18
th(SD_B_ST)
Data output hold time
Slave transmitter (after enable edge)
5
-
tv(SD_A_MT)
Data output valid time
Master transmitter (after enable edge)
2.7≤VDD≤3.6V
-16
Master transmitter (after enable edge)
1.71≤VDD≤3.6V
-18.5
th(SD_A_MT)
Data output hold time
Master transmitter (after enable edge)
7.5
-
1. Guaranteed by characterization results.
2. APB clock frequency must be at least twice SAI clock frequency.
3. With Fs = 192 KHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com