Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32L151VD-X Datasheet(PDF) 94 Page - STMicroelectronics

Part # STM32L151VD-X
Description  Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3 with 384KB Flash, 80KB SRAM, 16KB EEPROM, LCD, USB, ADC, DAC
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L151VD-X Datasheet(HTML) 94 Page - STMicroelectronics

Back Button STM32L151VD-X Datasheet HTML 90Page - STMicroelectronics STM32L151VD-X Datasheet HTML 91Page - STMicroelectronics STM32L151VD-X Datasheet HTML 92Page - STMicroelectronics STM32L151VD-X Datasheet HTML 93Page - STMicroelectronics STM32L151VD-X Datasheet HTML 94Page - STMicroelectronics STM32L151VD-X Datasheet HTML 95Page - STMicroelectronics STM32L151VD-X Datasheet HTML 96Page - STMicroelectronics STM32L151VD-X Datasheet HTML 97Page - STMicroelectronics STM32L151VD-X Datasheet HTML 98Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 119 page
background image
Electrical characteristics
STM32L151VD-X STM32L152VD-X
94/119
DocID027267 Rev 4
I2S characteristics
Note:
Refer to the I2S section of the product reference manual for more details about the sampling
frequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral
behavior, source clock precision might slightly change them. DCK depends mainly on the
ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of
(I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.
1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB
Specification - Chapter 7 (version 2.0).
Table 52. I2S characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
I2S Main Clock Output
256 x 8K 256xFs (1)
1. The maximum for 256xFs is 8 MHz
MHz
fCK
I2S clock frequency
Master data: 32 bits
-
64xFs
MHz
Slave data: 32 bits
-
64xFs
DCK
I2S clock frequency duty cycle Slave receiver, 48KHz
30
70
%
tr(CK)
I2S clock rise time
Capacitive load CL=30pF
-
8
ns
tf(CK)
I2S clock fall time
8
tv(WS)
WS valid time
Master mode
4
24
th(WS)
WS hold time
Master mode
0
-
tsu(WS)
WS setup time
Slave mode
15
-
th(WS)
WS hold time
Slave mode
0
-
tsu(SD_MR) Data input setup time
Master receiver
8
-
tsu(SD_SR) Data input setup time
Slave receiver
9
-
th(SD_MR)
Data input hold time
Master receiver
5
-
th(SD_SR)
Slave receiver
4
-
tv(SD_ST) Data output valid time
Slave transmitter
(after enable edge)
-64
th(SD_ST) Data output hold time
Slave transmitter
(after enable edge)
22
-
tv(SD_MT) Data output valid time
Master transmitter
(after enable edge)
-12
th(SD_MT) Data output hold time
Master transmitter
(after enable edge)
8-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com