 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AX88872P Datasheet(PDF) 10 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88872P Datasheet(HTML) 10 Page - ASIX Electronics Corporation |
|
|
10 / 36 page  ASIX ELECTRONICS CORPORATION 10 CONFIDENTIAL AX88872P Swipeater Controller PRELIMINARY When RMII mode, the signal is stand for speed indicator. Active for 10Mbps speed is selected depending on power on configuration. SCRS0 or SCRS_DV I 96 Carrier Sense : Asynchronous signal SCRS0 is asserted by the PHY when receive medium is non-idle. When RMII mode, the signal is stand for CRS_DV (Carrier Sense/Receive Data Valid ). CRS_DV is asserted asynchronously on detection of carrier. CRS_DV is asserted by the PHY when receive medium is non-idle. Loss of carrier shall result in the desertion of CRS_DV synchronous to the cycle of REF_CLK, which presents the first DI-bit of a nibble on to RXD0[1:0]. SRXDV0 I 98 Receive Data Valid : SRXDV0 is driven by the PHY synchronously with respect to SRXCLK0. Asserted high when valid data is present on SRXD0[3:0]. SRXCLK0 I 104 Receive Clock : SRXCLK0 is a continuous clock that provides the timing reference for the transfer of the SRXDV0 and SRXD0[3:0] signals from the PHY to the MII port of the repeater. SRXD0[3:0] I 114,113, 111,110 Receive Data : SRXD0[3:0] is driven by the PHY synchronously with respect to RXCLK. When RMII mode, SRXD0[1:0] shall transition synchronously to REF_CLK SRXD0[1:0] shall be “00” to indicate idle when CRS_DV is disserted. Value other than “00” are reserved for out-of-band signaling shall be ignored by MAC Upon assertion of CRS_DV, PHY shall ensure that RXD[1:0] = “00” until proper receive decoding takes place 2.2.2 Switch Port 1 Signal Name Type Pin No. Description STXEN1 O 60 Transmit Enable : Please references section 2.2.1 SWITCH PORT0 description. STXD1[3:0] O 64,63,62,61 Transmit Data : Please references section 2.2.1 SWITCH PORT0 description. STXCLK1 I 65 Transmit Clock : Please references section 2.2.1 SWITCH PORT0 description. SDUPLEX1 I 66 Duplex Select : Please references section 2.2.1 SWITCH PORT0 description. SCOL_SP1 I 76 Collision : Please references section 2.2.1 SWITCH PORT0 description. SCRS1 Or SCRS_DV1 I 75 Carrier Sense : Please references section 2.2.1 SWITCH PORT0 description. SRXDV1 I 77 Receive Data Valid : Please references section 2.2.1 SWITCH PORT0 description. SRXCLK1 I 78 Receive Clock : Please references section 2.2.1 SWITCH PORT0 description. SRXD1[3:0] I 82,81,80,79 Receive Data : Please references section 2.2.1 SWITCH PORT0 description. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
