Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC16F87-I/ML Datasheet(PDF) 191 Page - Microchip Technology

Part # PIC16F87-I/ML
Description  18/20/28-Pin Enhanced FLASH Microcontrollers with nanoWatt Technology
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F87-I/ML Datasheet(HTML) 191 Page - Microchip Technology

Back Button PIC16F87-I/ML Datasheet HTML 187Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 188Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 189Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 190Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 191Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 192Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 193Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 194Page - Microchip Technology PIC16F87-I/ML Datasheet HTML 195Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 214 page
background image
 2003 Microchip Technology Inc.
Preliminary
DS30487B-page 189
PIC16F87/88
FIGURE 18-18:
A/D CONVERSION TIMING
TABLE 18-14: A/D CONVERSION REQUIREMENTS
131
130
132
BSF ADCON0, GO
Q4
A/D CLK
A/D DATA
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
DONE
NEW_DATA
(TOSC/2)(1)
98
7
2
1
0
Note
1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP
instruction to be executed.
1 TCY
. . .
. . .
Param
No.
Sym
Characteristic
Min
Typ†
Max
Units
Conditions
130
TAD
A/D clock period
PIC16F87/88
1.6
—
—
µsTOSC based, VREF ≥ 3.0V
PIC16LF87/88
3.0
—
—
µsTOSC based, VREF ≥ 2.0V
PIC16F87/88
2.0
4.0
6.0
µs
A/D RC mode
PIC16LF87/88
3.0
6.0
9.0
µs
A/D RC mode
131
TCNV
Conversion time (not including S/H time)
(Note 1)
—12
TAD
132
TACQ
Acquisition time
(Note 2)
10*
40
—
—
—
µs
µs
The minimum time is the
amplifier settling time. This may be
used if the “new” input voltage has
not changed by more than 1 LSb
(i.e., 20.0 mV @ 5.12V) from the last
sampled voltage (as stated on
CHOLD).
134
TGO
Q4 to A/D clock start
—
TOSC/2
—
—
If the A/D clock source is selected as
RC, a time of TCY is added before the
A/D clock starts. This allows the
SLEEP
instruction to be executed.
*
These parameters are characterized but not tested.
†
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Note
1:
ADRES register may be read on the following TCY cycle.
2:
See Section 12.1 “A/D Acquisition Requirements” for minimum conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com