Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STA8090EXGA Datasheet(PDF) 24 Page - STMicroelectronics

Part # STA8090EXGA
Description  Automotive GPS/Galileo/GLONASS/BeiDou/QZSS receiver with high performance processing capability
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA8090EXGA Datasheet(HTML) 24 Page - STMicroelectronics

Back Button STA8090EXGA Datasheet HTML 20Page - STMicroelectronics STA8090EXGA Datasheet HTML 21Page - STMicroelectronics STA8090EXGA Datasheet HTML 22Page - STMicroelectronics STA8090EXGA Datasheet HTML 23Page - STMicroelectronics STA8090EXGA Datasheet HTML 24Page - STMicroelectronics STA8090EXGA Datasheet HTML 25Page - STMicroelectronics STA8090EXGA Datasheet HTML 26Page - STMicroelectronics STA8090EXGA Datasheet HTML 27Page - STMicroelectronics STA8090EXGA Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 42 page
background image
General description
STA8090EXGA
24/42
DS11733 Rev 3
EFT features
Programmable prescaler: fAPB divided from 1 to 256, prescaler register (0 to 255)
value +1.
Overflow status flag and maskable interrupts.
Output compare functions with:
–
2 dedicated 16-bit registers
–
2 dedicated programmable signals
–
2 dedicated status flags
–
2 dedicated interrupt flags
Input capture functions with:
–
2 dedicated 16-bit registers
–
2 dedicated active edge selection signals
–
2 dedicated status flags
–
2 dedicated interrupt flags
Pulse Width Modulation mode (PWM).
One Pulse Mode (OPM).
PWM input mode.
Timer global interrupt (5 internally ORed)
–
ICIA: timer input capture A interrupt
–
ICIB: timer input capture B interrupt
–
OCIA: timer output compare A interrupt
–
OCIB: timer output compare B interrupt
–
TOI: timer overflow interrupt
3.4.3
SSP
The SSP is a master interface for synchronous serial communication with peripheral
devices that have Motorola SPI.
The SSP performs serial-to-parallel conversion on data received from a peripheral device
on SPI_DI pin, and parallel-to-serial conversion on data written by CPU for transmission on
SPI_DO pin. The transmit and receive paths are buffered with internal FIFO memories
allowing up to 32 x 32-bit values to be stored independently in both transmit and receive
modes. FIFOs may be burst-loaded or emptied by the system processor or DMA, from one
to eight words per transfer. Each 32-bit word from the system fills one entry in FIFO.
The SSP includes a programmable bit rate clock divider and prescaler to generate the serial
output clock SSPCLK from the on-chip clock. One combined interrupt is delivered, which is
asserted from several internal maskable events.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com