Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

M95128-R Datasheet(PDF) 29 Page - STMicroelectronics

Part # M95128-R
Description  128-Kbit serial SPI bus EEPROM with high-speed clock
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95128-R Datasheet(HTML) 29 Page - STMicroelectronics

Back Button M95128-R Datasheet HTML 25Page - STMicroelectronics M95128-R Datasheet HTML 26Page - STMicroelectronics M95128-R Datasheet HTML 27Page - STMicroelectronics M95128-R Datasheet HTML 28Page - STMicroelectronics M95128-R Datasheet HTML 29Page - STMicroelectronics M95128-R Datasheet HTML 30Page - STMicroelectronics M95128-R Datasheet HTML 31Page - STMicroelectronics M95128-R Datasheet HTML 32Page - STMicroelectronics M95128-R Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 48 page
background image
Table 19. AC characteristics (M95128-W, device grade 6)
Test conditions specified in Table 9
V ≥ 2.5V
VCC ≥ 4.5V
Unit
Symbol
Alt.
Parameter
Min.
Max.
Min.
Max.
fC
fSCK
Clock frequency
D.C.
10
D.C.
20
MHz
tSLCH
tCSS1
S active setup time
30
-
15
-
ns
tSHCH
tCSS2
S not active setup time
30
-
15
-
ns
tSHSL
tCS
S deselect time
40
-
20
-
ns
tCHSH
tCSH
S active hold time
30
-
15
-
ns
tCHSL
-
S not active hold time
30
-
15
-
ns
tCH (1)
tCLH
Clock high time
40
-
20
-
ns
tCL (1)
tCLL
Clock low time
40
-
20
-
ns
tCLCH (1)
tRC
Clock rise time
-
2
-
2
µs
tCHCL (1)
tFC
Clock fall time
-
2
-
2
µs
tDVCH
tDSU
Data in setup time
10
-
5
-
ns
tCHDX
tDH
Data in hold time
10
-
10
-
ns
tHHCH
-
Clock low hold time after HOLD not active
30
-
15
-
ns
tHLCH
-
Clock low hold time after HOLD active
30
-
15
-
ns
tCLHL
-
Clock low setup time before HOLD active
0
-
0
-
ns
tCLHH
-
Clock low setup time before HOLD not active
0
-
0
-
ns
tSHQZ (2)
tDIS
Output disable time
-
40
-
20
ns
tCLQV
tV
Clock low to output valid
-
40
-
20
ns
tCLQX
tHO
Output hold time
0
-
0
-
ns
tHHQV
tLZ
HOLD high to output valid
-
40
-
20
ns
tHLQZ (2)
tHZ
HOLD low to output High-Z
-
40
-
20
ns
tW
tWC
Write time
-
5
-
5
ms
1. tCH + tCL must never be less than the shortest possible clock period, 1 / fC(max).
2. Characterized only, not tested in production.
M95128-W M95128-R M95128-DF
DC and AC parameters
DS1356 - Rev 20
page 29/48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com