Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32H7 Datasheet(PDF) 166 Page - STMicroelectronics

Part # STM32H7
Description  32-bit Arm® Cortex®-M7 480MHz MCUs, up to 2MB flash, up to 1MB RAM, 46 com. and analog interfaces
PDF  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7 Datasheet(HTML) 166 Page - STMicroelectronics

Back Button STM32H7 Datasheet HTML 162Page - STMicroelectronics STM32H7 Datasheet HTML 163Page - STMicroelectronics STM32H7 Datasheet HTML 164Page - STMicroelectronics STM32H7 Datasheet HTML 165Page - STMicroelectronics STM32H7 Datasheet HTML 166Page - STMicroelectronics STM32H7 Datasheet HTML 167Page - STMicroelectronics STM32H7 Datasheet HTML 168Page - STMicroelectronics STM32H7 Datasheet HTML 169Page - STMicroelectronics STM32H7 Datasheet HTML 170Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 357 page
background image
Electrical characteristics (rev Y)
STM32H742xI/G STM32H743xI/G
166/357
DS12110 Rev 10
6.3.18
Quad-SPI interface characteristics
Unless otherwise specified, the parameters given in Table 84 and Table 85 for QUADSPI
are derived from tests performed under the ambient temperature, frcc_c_ck frequency and
VDD supply voltage conditions summarized in Table 24: General operating conditions, with
the following configuration:
Output speed is set to OSPEEDRy[1:0] = 11
Measurement points are done at CMOS levels: 0.5VDD
I/O compensation cell enabled
HSLV activated when VDD≤2.7 V
Refer to Section 6.3.15: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 84. QUADSPI characteristics in SDR mode(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Fck1/TCK
QUADSPI clock frequency
2.7 V ≤ VDD<3.6 V
CL=20 pF
--
133
MHz
1.62 V<VDD<3.6 V
CL=15 pF
--
100
tw(CKH)
QUADSPI clock high and low
time
-
TCK/2–0.5
-
TCK/2
ns
tw(CKL)
TCK/2
-
TCK/2 + 0.5
ts(IN)
Data input setup time
2.7 V ≤ VDD < 3.6 V
2
-
-
1.62 V ≤ VDD < 3.6 V
2.5
-
-
th(IN)
Data input hold time
2.7 V ≤ VDD < 3.6 V
1
-
-
1.62 V ≤ VDD < 3.6 V
1.5
-
-
tv(OUT)
Data output valid time
-
-
1.5
2
th(OUT)
Data output hold time
-
0.5
-
-
1. Guaranteed by characterization results.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com