Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32H7 Datasheet(PDF) 169 Page - STMicroelectronics

Part # STM32H7
Description  32-bit Arm® Cortex®-M7 480MHz MCUs, up to 2MB flash, up to 1MB RAM, 46 com. and analog interfaces
PDF  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7 Datasheet(HTML) 169 Page - STMicroelectronics

Back Button STM32H7 Datasheet HTML 165Page - STMicroelectronics STM32H7 Datasheet HTML 166Page - STMicroelectronics STM32H7 Datasheet HTML 167Page - STMicroelectronics STM32H7 Datasheet HTML 168Page - STMicroelectronics STM32H7 Datasheet HTML 169Page - STMicroelectronics STM32H7 Datasheet HTML 170Page - STMicroelectronics STM32H7 Datasheet HTML 171Page - STMicroelectronics STM32H7 Datasheet HTML 172Page - STMicroelectronics STM32H7 Datasheet HTML 173Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 357 page
background image
DS12110 Rev 10
169/357
STM32H742xI/G STM32H743xI/G
Electrical characteristics (rev Y)
320
fTRIG
External trigger frequency
fADC = 36 MHz
-
-
3.6
MHz
16-bit resolution
-
-
10
1/fADC
VAIN(3) Conversion voltage range
-
0
-
VREF+
V
VCMIV
Common mode input
voltage
-
VREF/2−
10%
VREF/2
VREF/2+
10%
RAIN
External input impedance
-
-
-
50
㏀
CADC
Internal sample and hold
capacitor
--
4
-
pF
tADCREG_
STUP
ADC LDO startup time
-
-
5
10
µs
tSTAB
ADC power-up time
LDO already started
1
conversion
cycle
tCAL
Offset and linearity
calibration time
-
165,010
1/fADC
tOFF_CAL Offset calibration time
-
1,280
tLATR
Trigger conversion latency
for regular and injected
channels without aborting
the conversion
CKMODE = 00
1.5
2
2.5
CKMODE = 01
-
-
2
CKMODE = 10
2.25
CKMODE = 11
2.125
tLATRINJ
Trigger conversion latency
for regular and injected
channels when a regular
conversion is aborted
CKMODE = 00
2.5
3
3.5
CKMODE = 01
-
-
3
CKMODE = 10
-
-
3.25
CKMODE = 11
-
-
3.125
tS
Sampling time
-
1.5
-
810.5
tCONV
Total conversion time
(including sampling time)
N-bit resolution
tS + 0.5 + N/2
(9 to 648 cycles in 14-bit
mode)
1. Guaranteed by design.
2. These values are obtained using the following formula: fS = fADC/ tCONV ,
where fADC = 36 MHz and tCONV = 1,5 cycle sampling time + tSAR sampling time.
Refer to the product reference manual for the value of tSAR depending on resolution.
3. Depending on the package, VREF+ can be internally connected to VDDA and VREF- to VSSA.
Table 87. ADC characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com