Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32H7 Datasheet(PDF) 173 Page - STMicroelectronics

Part # STM32H7
Description  32-bit Arm® Cortex®-M7 480MHz MCUs, up to 2MB flash, up to 1MB RAM, 46 com. and analog interfaces
PDF  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7 Datasheet(HTML) 173 Page - STMicroelectronics

Back Button STM32H7 Datasheet HTML 169Page - STMicroelectronics STM32H7 Datasheet HTML 170Page - STMicroelectronics STM32H7 Datasheet HTML 171Page - STMicroelectronics STM32H7 Datasheet HTML 172Page - STMicroelectronics STM32H7 Datasheet HTML 173Page - STMicroelectronics STM32H7 Datasheet HTML 174Page - STMicroelectronics STM32H7 Datasheet HTML 175Page - STMicroelectronics STM32H7 Datasheet HTML 176Page - STMicroelectronics STM32H7 Datasheet HTML 177Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 357 page
background image
DS12110 Rev 10
173/357
STM32H742xI/G STM32H743xI/G
Electrical characteristics (rev Y)
320
6.3.21
DAC electrical characteristics
Table 89. DAC characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog supply voltage
-
1.8
3.3
3.6
V
VREF+
Positive reference voltage
-
1.80
-
VDDA
VREF-
Negative reference
voltage
--
VSSA
-
RL
Resistive Load
DAC output
buffer ON
connected to
VSSA
5-
-
㏀
connected to
VDDA
25
-
-
RO(2)
Output Impedance
DAC output buffer OFF
10.3
13
16
RBON
Output impedance sample
and hold mode, output
buffer ON
DAC output
buffer ON
VDD = 2.7 V
-
-
1.6
㏀
VDD = 2.0 V
-
-
2.6
RBOFF
Output impedance sample
and hold mode, output
buffer OFF
DAC output
buffer OFF
VDD = 2.7 V
-
-
17.8
㏀
VDD = 2.0 V
-
-
18.7
CL(2)
Capacitive Load
DAC output buffer OFF
-
-
50
pF
CSH(2)
Sample and Hold mode
-
0.1
1
µF
VDAC_OUT
Voltage on DAC_OUT
output
DAC output buffer ON
0.2
-
VREF+
−0.2
V
DAC output buffer OFF
0
-
VREF+
tSETTLING
Settling time (full scale: for
a 12-bit code transition
between the lowest and
the highest input codes
when DAC_OUT reaches
the final value of ±0.5LSB,
±1LSB, ±2LSB, ±4LSB,
±8LSB)
Normal mode, DAC output buffer
OFF, ±1LSB CL=10 pF
-1.7(2)
2(2)
µs
tWAKEUP(3)
Wakeup time from off
state (setting the Enx bit in
the DAC Control register)
until the ±1LSB final value
Normal mode, DAC output buffer
ON, CL ≤ 50 pF, RL = 5 ㏀
-5
7.5
µs
Voffset(2)
Middle code offset for 1
trim code step
VREF+ = 3.6 V
-
850
-
µV
VREF+ = 1.8 V
-
425
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com