Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32H7 Datasheet(PDF) 303 Page - STMicroelectronics

Part # STM32H7
Description  32-bit Arm® Cortex®-M7 480MHz MCUs, up to 2MB flash, up to 1MB RAM, 46 com. and analog interfaces
PDF  357 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7 Datasheet(HTML) 303 Page - STMicroelectronics

Back Button STM32H7 Datasheet HTML 299Page - STMicroelectronics STM32H7 Datasheet HTML 300Page - STMicroelectronics STM32H7 Datasheet HTML 301Page - STMicroelectronics STM32H7 Datasheet HTML 302Page - STMicroelectronics STM32H7 Datasheet HTML 303Page - STMicroelectronics STM32H7 Datasheet HTML 304Page - STMicroelectronics STM32H7 Datasheet HTML 305Page - STMicroelectronics STM32H7 Datasheet HTML 306Page - STMicroelectronics STM32H7 Datasheet HTML 307Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 303 / 357 page
background image
DS12110 Rev 10
303/357
STM32H742xI/G STM32H743xI/G
Electrical characteristics (rev V)
320
Refer to Section 7.3.15: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, CK, TX, RX for USART).
Figure 101. USART timing diagram in Master mode
1. Measurement points are done at 0.5VDD and with external CL = 30 pF.
Table 204. USART characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fCK
USART clock frequency
Master mode
--
12.5
MHz
Slave mode
25
tsu(NSS)
NSS setup time
Slave mode
tker+1
-
-
-
th(NSS)
NSS hold time
Slave mode
2
-
-
tw(SCKH),
tw(SCKL)
CK high and low time
Master mode
1/fCK/2-2
1/fCK/2
1/fCK/2+2
tsu(RX)
Data input setup time
Master mode
tker+6
-
-
ns
Slave mode
1.5
-
-
th(RX)
Data input hold time
Master mode
0
-
-
Slave mode
1.5
-
-
tv(TX)
Data output valid time
Slave mode
-
12
20
Master mode
-
0.5
1
th(TX)
Data output hold time
Slave mode
9
-
-
Master mode
0
-
-
1. Guaranteed by characterization results.
MSv65386V1
CPHA=0
TX
OUTPUT
RX
INPUT
CPHA=0
LSB OUT
LSB IN
CPOL=0
CPOL=1
BIT1 OUT
NSS input
tc(SCK)
tw(SCKH)
tw(SCKL)
tr(SCK)/tf(SCK)
th(RX)
High
CPHA=1
CPHA=1
CPOL=0
CPOL=1
tsu(RX)
tv(TX)
th(TX)
MSB IN
BIT6 IN
MSB OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com